Electronic Components Datasheet Search
  English  ▼

X  

AD5422 Datasheet(PDF) 7 Page - Analog Devices

Part # AD5422
Description  Single Channel, 16-Bit, Serial Input, Current Source DAC
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5422 Datasheet(HTML) 7 Page - Analog Devices

Back Button AD5422 Datasheet HTML 3Page - Analog Devices AD5422 Datasheet HTML 4Page - Analog Devices AD5422 Datasheet HTML 5Page - Analog Devices AD5422 Datasheet HTML 6Page - Analog Devices AD5422 Datasheet HTML 7Page - Analog Devices AD5422 Datasheet HTML 8Page - Analog Devices AD5422 Datasheet HTML 9Page - Analog Devices AD5422 Datasheet HTML 10Page - Analog Devices AD5422 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 29 page
background image
Preliminary Technical Data
AD5420
Rev. PrD | Page 7 of 29
TIMING CHARACTERISTICS
AVDD = 10.8V to 40V/60V1, AGND = DGND = 0 V, REFIN= +5 V external; DVCC = 2.7 V to 5.5 V, RL = 300Ω, HL = 50mH;
all specifications TMIN to TMAX, 0 to 24 mA range unless otherwise noted.
Table 4.
Parameter2, 3, 4
Limit at TMIN, TMAX
Unit
Description
Write Mode
t1
33
ns min
SCLK cycle time
t2
13
ns min
SCLK low time
t3
13
ns min
SCLK high time
t4
13
ns min
LATCH delay time
t5
40
ns min
LATCH high time
t5
5
µs min
LATCH high time (After a write to the CONTROL register)
t6
5
ns min
Data setup time
t7
5
ns min
Data hold time
t8
40
ns min
LATCH low time
t9
20
ns min
CLEAR pulsewidth
t10
5
µs max
CLEAR activation time
Readback Mode
t11
82
ns min
SCLK cycle time
t12
33
ns min
SCLK low time
t13
33
ns min
SCLK high time
t14
13
ns min
LATCH delay time
t15
40
ns min
LATCH high time
t16
5
ns min
Data setup time
t17
5
ns min
Data hold time
t18
40
ns min
LATCH low time
t19
40
ns max
Serial output delay time (CL SDO5 = 15pF)
t20
33
ns max
LATCH rising edge to SDO tri-state
Daisychain Mode
t21
82
ns min
SCLK cycle time
t22
33
ns min
SCLK low time
t23
33
ns min
SCLK high time
t24
13
ns min
LATCH delay time
t25
40
ns min
LATCH high time
t26
5
ns min
Data setup time
t27
5
ns min
Data hold time
t28
40
ns min
LATCH low time
t29
40
ns max
Serial output delay time (CL SDO5 = 15pF)
1 Maximum supply for the AD5420BREZ is 40V, Maximum supply for the AD5420BCPZ is 60V
2 Guaranteed by characterization. Not production tested.
3 All input signals are specified with tR = tF = 5 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.
4 See Figure 2, Figure 3, and Figure 4.
5 CL SDO = Capacitive load on SDO output.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com