Electronic Components Datasheet Search
  English  ▼

X  

PCF85263ATL/A Datasheet(PDF) 58 Page - NXP Semiconductors

Part # PCF85263ATL/A
Description  Tiny Real-Time Clock/calendar with alarm function, battery switch-over, time stamp input, and I2C-bus
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF85263ATL/A Datasheet(HTML) 58 Page - NXP Semiconductors

Back Button PCF85263ATL/A Datasheet HTML 54Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 55Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 56Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 57Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 58Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 59Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 60Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 61Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 62Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 92 page
background image
NXP Semiconductors
PCF85263A
Tiny Real-Time Clock/calendar with alarm function, battery switch-over, time stamp input, and I2C-bus
aaa-010487
Write
ACK from
slave
S
A
A
A
P
slave address + 0
write data
write data
write data
A
S
A
A
A
P
read data
read data
read data
A
Read
ACK from
slave
ACK from
slave
ACK from
master
slave address + 1
ACK from
slave
ACK from
slave
ACK from
master
ACK from
slave
Figure 34. I2C read and write protocol
SCL
SDA
ACK
ACK
S
P
aaa-010489
SCL
SDA
bit7
bit0 ACK
ACK
S
START
condition
STOP
condition
P
ACK of 1st byte
from slave
ACK of 2nd byte
from slave
I2C read example
I2C write example
bit7
bit0
1st byte, slave address with R/W = 0
write 2nd byte
START
condition
STOP
condition
1st byte, slave address with R/W = 1
ACK of 1st byte
from slave
ACK of 2nd byte
from slave
bit7
bit0
bit7
bit0
read 2nd byte
Figure 35. I2C read and write signaling
8.1 Bit transfer
One data bit is transferred during each clock pulse. The data on the SDA line must
remain stable during the HIGH period of the clock pulse, as changes in the data line at
this time are interpreted as STOP or START conditions.
8.2 START and STOP conditions
A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the
START condition - S.
A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP
condition - P (see Figure 35).
8.3 Acknowledge
Each byte of 8 bits is followed by an acknowledge cycle. An acknowledge is defined as
logic 0. A not-acknowledge is defined as logic 1.
PCF85263A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 5 — 1 February 2021
58 / 92



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com