Electronic Components Datasheet Search
  English  ▼

X  

TMS320DM647 Datasheet(PDF) 103 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM647
Description  Digital Media Processor
PDF  182 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM647 Datasheet(HTML) 103 Page - Texas Instruments

Back Button TMS320DM647 Datasheet HTML 99Page - Texas Instruments TMS320DM647 Datasheet HTML 100Page - Texas Instruments TMS320DM647 Datasheet HTML 101Page - Texas Instruments TMS320DM647 Datasheet HTML 102Page - Texas Instruments TMS320DM647 Datasheet HTML 103Page - Texas Instruments TMS320DM647 Datasheet HTML 104Page - Texas Instruments TMS320DM647 Datasheet HTML 105Page - Texas Instruments TMS320DM647 Datasheet HTML 106Page - Texas Instruments TMS320DM647 Datasheet HTML 107Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 182 page
background image
6.9.3.9 DDR2 Signal Termination
TMS320DM647/TMS320DM648
Digital Media Processor
www.ti.com
SPRS372B – MAY 2007 – REVISED APRIL 2008
Table 6-34. Clock Net Class Definitions
CLOCK NET CLASS
DSP PIN NAMES
CK
DDR_CLK/DDR_CLK
DQS0
DDR_DQS0/DDR_DQS0
DQS1
DDR_DQS1/DDR_DQS1
DQS2(1)
DDR_DQS2/DDR_DQS2
DQS3(1)
DDR_DQS3/DDR_DQS3
(1)
Only used on 32-bit wide DDR2 memory systems.
Table 6-35. Signal Net Class Definitions
CLOCK NET CLASS
ASSOCIATED CLOCK NET CLASS
DSP PIN NAMES
ADDR_CTRL
CK
DDR_BA[2:0], DDR_A[13:0], DDR_CS, DDR_CAS, DDR_RAS,
DDR_WE, DDR_CKE
DQ0
DQS0
DDR_D[7:0], DDR_DQM0
DQ1
DQS1
DDR_D[15:8], DDR_DQM1
DQ2(1)
DQS2
DDR_D[23:16], DDR_DQM2
DQ3(1)
DQS3
DDR_D[31:24], DDR_DQM3
DQGATEL
CK, DQS0, DQS1
DDR_DQGATE0, DDR_DQGATE1
DQGATEH(1)
CK, DQS2, DQS3
DDR_DQGATE2, DDR_DQGATE3
(1)
Only used on 32-bit wide DDR2 memory systems.
No terminations of any kind are required in order to meet signal integrity and overshoot requirements.
Serial terminators are permitted, if desired, to reduce EMI risk; however, serial terminations are the only
type permitted. Table 6-36 shows the specifications for the series terminators.
Table 6-36. DDR2 Signal Terminations
NO.
PARAMETER
MIN
TYP
MAX
UNIT
1
CK Net Class(1)
0
10
2
ADDR_CTRL Net Class(1)(2)(3)
0
22
Zo
3
Data Byte Net Classes (DQS0-DQS3, DQ0-DQ3)(1)(2)(3)(4)
0
22
Zo
4
DQGATE Net Classes (DQGATEL, DQGATEH)(1)(2)(3)
0
10
Zo
(1)
Only series termination is permitted, parallel or SST specifically disallowed.
(2)
Terminator values larger than typical only recommended to address EMI issues.
(3)
Termination value should be uniform across net class.
(4)
When no termination is used on data lines (0
Ωs), the DDR2 devices must be programmed to operate in 60% strength mode.
Submit Documentation Feedback
Peripheral Information and Electrical Specifications
103



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com