Electronic Components Datasheet Search
  English  ▼

X  

TMS320DM647 Datasheet(PDF) 106 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM647
Description  Digital Media Processor
PDF  182 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM647 Datasheet(HTML) 106 Page - Texas Instruments

Back Button TMS320DM647 Datasheet HTML 102Page - Texas Instruments TMS320DM647 Datasheet HTML 103Page - Texas Instruments TMS320DM647 Datasheet HTML 104Page - Texas Instruments TMS320DM647 Datasheet HTML 105Page - Texas Instruments TMS320DM647 Datasheet HTML 106Page - Texas Instruments TMS320DM647 Datasheet HTML 107Page - Texas Instruments TMS320DM647 Datasheet HTML 108Page - Texas Instruments TMS320DM647 Datasheet HTML 109Page - Texas Instruments TMS320DM647 Datasheet HTML 110Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 182 page
background image
A1
A1
T
T
DM648
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372B – MAY 2007 – REVISED APRIL 2008
www.ti.com
Table 6-38. DQS and DQ Routing Specification (1)
NO.
PARAMETER
MIN
TYP
MAX
UNIT
1
Center to center DQS-DQS spacing
2 w
2
DQS E Skew Length Mismatch
25
Mils
3
Center to center DQS to other DDR2 trace spacing(2)
4 w
4
DQS/DQ nominal trace length(1)(3)(4)(5)
DQLM-50
DQLM
DQLM+50
Mils
5
DQ to DQS Skew Length Mismatch(3)(4)(5)
100
Mils
6
DQ to DQ Skew Length Mismatch(3)(4)(5)
100
Mils
7
Center to center DQ to other DDR2 trace spacing(2)(6)
4 w
8
Center to Center DQ to other DQ trace spacing(7)(2)
3w
9
DQ/DQS E Skew Length Mismatch(3)(4)(5)
100
Mils
(1)
Series terminator, if used, should be located closest to DDR.
(2)
Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing
congestion.
(3)
A 16-bit DDR memory system has two sets of data net classes, one for data byte 0, and one for data byte 1, each with an associated
DQS (2 DQSs).
(4)
A 32-bit DDR memory system will have four sets of data net classes, one each for data bytes 0 through 3, and each associated with a
DQS (4 DQSs).
(5)
There is no need and it is not recommended to skew match across data bytes, i.e., from DQS0 and data byte 0 to DQS1 and data byte
1.
(6)
DQs from other DQS domains are considered other DDR2 trace.
(7)
DQLM is the longest Manhattan distance of each of the DQS and DQ net classes.
Figure 6-19 shows the routing for the DQGATE net classes. Table 6-39 contains the routing specification.
Figure 6-19. DQGATE Routing
Peripheral Information and Electrical Specifications
106
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com