DIO1411 datasheet(8/26 Pages) DIOO

8 / 26 page

DIO1411

Version 1.0, Jul 2024

www.dioo.com

ILEAK

Leakage current

Powered or unpowered, TA < 85°C

±5

µA

VHYS

Hysteresis

420

CIN

Input capacitance

IOL

Output low sink current

SMDATA = 0.4 V

8.2

SMBus timing (1, 2)

fsmb

Clock frequency

400

kHz

tSP

Spike suppression

tBUF

Bus free time stop to start

1.3

µs

tHD:STA

Hold time: start

0.6

µs

tSU:STA

Setup time: start

0.6

µs

tSU:STO

Setup time: stop

0.6

µs

tHD:DAT

Data hold time

When transmitting to the master

µs

When receiving from the master

0.3

tSU:DAT

Data setup time

100

tLOW

Clock low period

1.3

µs

tHIGH

Clock high period

0.6

µs

tFALL

Clock/data fall time

Min = 20 + 0.1CLOAD ns

300

tRISE (1)

Clock/data rise time

Min = 20 + 0.1CLOAD ns

300

CLOAD

Capacitive load

Per bus line

400

SMBus timeout (1)

ttimeout

Device will reset if SMCLK

is hold low for more than

Ttimeout

Note:

(1) Guaranteed by digital design.

(2) See Figure 1.

(3) Specifications subject to change without notice.

Figure 1. Two-wire timing diagram

DIO1411 Datasheet(PDF) 8 Page - DIOO MICROCIRCUITS CO., LTD

DIO1411 Datasheet(HTML) 8 Page - DIOO MICROCIRCUITS CO., LTD

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

Datasheet Download

Link URL