 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AS1181 Datasheet(PDF) 41 Page - ams-OSRAM AG |
|
|
|||||||||||||||||||||||||||||
AS1181 Datasheet(HTML) 41 Page - ams-OSRAM AG |
|
|
41 / 92 page  AS1181 Functional description Datasheet • PUBLIC • Document Feedback DS001139 • v3-00 • 2026-Apr-01 41 / 92 / 7.3.2 Interrupt status & history Reading the 3 “IRQ_STATUS” registers will automatically clear the corresponding interrupt status bits. Before clearing is done, the contents of “IRQ_STATUS” are copied into register IRQ_HISTORY0 register (Address 0x1AAA), IRQ_HISTORY1 register (Address 0x1AAC) and IRQ_HISTORY2 register (Address 0x1AAE) to backup the interrupt status. The interrupt output signal IRQ_N will be de-asserted only after the 3 status registers have been read. The I3C CCC command 'ClearFaults' clears all status bits in IRQ_STATUS0 to IRQ_STATUS3 with one exception IRQ_STATUS[0] (bit 0, “fault”) will only be cleared with I3C CCC command 'Reset'. Note: Only interrupt status bits of type 'pulse' (see Table 6, Table 7, Table 8) will be cleared immediately. Interrupt status bits of interrupts with type 'level' will be cleared after interrupt source has vanished. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
