Electronic Components Datasheet Search
  English  ▼

X  

V54C3256804VT Datasheet(PDF) 19 Page - Mosel Vitelic, Corp

Part # V54C3256804VT
Description  256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOSEL [Mosel Vitelic, Corp]
Direct Link  http://www.moselvitelic.com
Logo MOSEL - Mosel Vitelic, Corp

V54C3256804VT Datasheet(HTML) 19 Page - Mosel Vitelic, Corp

Back Button V54C3256804VT Datasheet HTML 15Page - Mosel Vitelic, Corp V54C3256804VT Datasheet HTML 16Page - Mosel Vitelic, Corp V54C3256804VT Datasheet HTML 17Page - Mosel Vitelic, Corp V54C3256804VT Datasheet HTML 18Page - Mosel Vitelic, Corp V54C3256804VT Datasheet HTML 19Page - Mosel Vitelic, Corp V54C3256804VT Datasheet HTML 20Page - Mosel Vitelic, Corp V54C3256804VT Datasheet HTML 21Page - Mosel Vitelic, Corp V54C3256804VT Datasheet HTML 22Page - Mosel Vitelic, Corp V54C3256804VT Datasheet HTML 23Page - Mosel Vitelic, Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 52 page
background image
19
V54C3256(16/80/40)4V(T/S/B) Rev. 1.6 September 2002
MOSEL VITELIC
V54C3256(16/80/40)4V(T/S/B)
Notes for AC Parameters:
1.
For proper power-up see the operation section of this data sheet.
2.
AC timing tests have VIL = 0.8V and VIH = 2.0V with the timing referenced to the 1.4 V crossover point. The transition
time is measured between VIH and VIL. All AC measurements assume tT = 1ns with the AC output load circuit shown
in Figure 1.
4.
If clock rising time is longer than 1 ns, a time (tT/2 – 0.5) ns has to be added to this parameter.
5.
If tT is longer than 1 ns, a time (tT – 1) ns has to be added to this parameter.
6.
These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as
follows:
the number of clock cycle = specified value of timing period (counted in fractions as a whole number)
Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high.
Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command
is registered.
7.
Referenced to the time which the output achieves the open circuit condition, not to output voltage levels
Read Cycle
21
tOH
Data Out Hold Time
3
–
3
–
3
–3–ns
2
22
tLZ
Data Out to Low Impedance Time
1
–
1
–
1
–0–ns
23
tHZ
Data Out to High Impedance Time
3
6
3
7
3
738ns
7
24
tDQZ
DQM Data Out Disable Latency
–
2
–
2
–
2
–
2
CLK
Write Cycle
25
tWR
Write Recovery Time
2–
2–
2–
2
–
CLK
26
tDQW
DQM Write Mask Latency
0
–
0
–
0
–
0
–
CLK
#
Symbol
Parameter
Limit Values
Unit
Note
-6
-7PC
-7
-8PC
Min. Max. Min. Max. Min. Max. Min. Max.
1.4V
1.4V
tCS
tCH
tAC
tAC
tLZ
tOH
tHZ
CLK
COMMAND
OUTPUT
50 pF
I/O
Z=50 Ohm
+ 1.4 V
50 Ohm
VIH
VIL
tT
Figure 1.
tCK
AC Characteristics (Cont’d)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com