XMEGAA datasheet(49/375 Pages) ATMEL

49 / 375 page

8077B–AVR–06/08

XMEGA A

• Bit [3:2] - ERRINTLVL[1:0]: DMA Channel Error Interrupt Level

These bits enable the interrupt for DMA channel transfer error select the interrupt level as

described in ”Interrupts and Programmable Multi-level Interrupt Controller” on page 108. The

enabled interrupt will trigger for the conditions when the ERRIF is set.

• Bit [1:0] - TRNINTLVL[1:0]: DMA Channel Transaction Complete Interrupt Level

These bits enable the interrupt for DMA channel transaction complete and select the interrupt

level as described in ”Interrupts and Programmable Multi-level Interrupt Controller” on page 108.

The enabled interrupt will trigger for the conditions when the TRNIF is set.

5.14.3

ADDRCTRL - DMA Channel Address Control Register

• Bit 7:6 - SRCRELOAD[1:0]: DMA Channel Source Address Reload

These bits decide the DMA channel source address reload according to Table 5-4. These bits

can not be changed if the channel is busy.

• Bit 5:4 - SRCDIR[1:0]: DMA Channel Source Address Mode

These bits decide the DMA channel source address mode according to Table 5-5. These bits

can not be changed if the channel is busy.

• Bit 3:2 - DESTRELOAD[1:0]: DMA Channel Destination Address Reload

These bits decide the DMA channel destination address reload according to Table 5-6 on page

50. These bits can not be changed if the channel is busy.

Bit

5432

+0x02

SRCRELOAD[1:0]

SRCDIR[1:0]

DESTRELOAD[1:0]

DESTDIR[1:0]

ADDRCTRL

Read/Write

R/W

Initial Value

0000

Table 5-4.

DMA channel source address reload settings

SRCRELOAD[1:0]

Group Configuration

Description

NONE

No reload performed.

BLOCK

DMA source address register is reloaded with initial

value at end of each block transfer.

BURST

DMA source address register is reloaded with initial

value at end of each burst transfer.

TRANSACTION

DMA source address register is reloaded with initial

value at end of each transaction.

Table 5-5.

DMA channel source address mode settings

SRCDIR[1:0]

Group Configuration

Description

FIXED

Fixed.

INC

Increment.

DEC

Decrement.

Reserved

XMEGAA Datasheet(PDF) 49 Page - ATMEL Corporation

XMEGAA Datasheet(HTML) 49 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL