Electronic Components Datasheet Search
  English  ▼

X  

4570 Datasheet(PDF) 33 Page - Renesas Technology Corp

Part # 4570
Description  SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

4570 Datasheet(HTML) 33 Page - Renesas Technology Corp

Back Button 4570 Datasheet HTML 29Page - Renesas Technology Corp 4570 Datasheet HTML 30Page - Renesas Technology Corp 4570 Datasheet HTML 31Page - Renesas Technology Corp 4570 Datasheet HTML 32Page - Renesas Technology Corp 4570 Datasheet HTML 33Page - Renesas Technology Corp 4570 Datasheet HTML 34Page - Renesas Technology Corp 4570 Datasheet HTML 35Page - Renesas Technology Corp 4570 Datasheet HTML 36Page - Renesas Technology Corp 4570 Datasheet HTML 37Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 69 page
background image
32
MITSUBISHI MICROCOMPUTERS
4570 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
(4) Return signal
An external wakeup signal is used to return from the RAM
back-up mode because the oscillation is stopped. Table 14
shows the return condition for each return source.
(5) Port P4 control registers
• Key-on wakeup control register K0
Register K0 controls the port P4 key-on wakeup function.
Set the contents of this register through register A with
the TK0A instruction. In addition, the TAK0 instruction can
be used to transfer the contents of register K0 to register
A.
• Pull-up control register PU0
Register PU0 controls the ON/OFF of the port P4 pull-up
transistor. Set the contents of this register through register
A with the TPU0A instruction. In addition, the TAPU0
instruction can be used to transfer the contents of register
PU0 to register A.
Table 14 Return source and return condition
Remarks
Port P0 shares the falling edge detection circuit with ports P1 and P4.
Key-on wakeup functions of ports P0 and P1 are always valid. The key-
on wakeup function valid/invalid of port P4 can be controlled with register
K0. Set the port using the key-on wakeup function selected to “H” level
before going into the RAM back-up mode.
Select the return level (“L” level or “H” level) with the bit 2 of register I1
according to the external state before going into the RAM back-up mode.
Return condition
Return by an external falling edge
input (“H”
→“L”).
Return by an external “H” level or
“L” level input.
The EXF0 flag is not set.
Return source
Ports P0, P1
and P4
P21/INT pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com