| Electronic Components Datasheet Search |
|
M32C83T Datasheet(PDF) 302 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C83T Datasheet(HTML) 302 Page - Renesas Technology Corp |
|
302 / 527 page ![]() Page 279 8 8 4 f o 6 0 0 2 , 1 3 . n a J 1 3 . 1 . v e R 1 3 1 0 - 4 3 0 0 B 9 0 J E R 21. Intelligent I/O (Waveform Generation Function) ) T 3 8 / C 2 3 M , 3 8 / C 2 3 M ( p u o r G 3 8 / C 2 3 M Figure 21.25 Phase-delayed Waveform Output Mode FFFF16 m 65536 fBTi 65536X2 fBTi 000016 m n+2 000016 65536 fBTi m fBTi n+2 fBTi n+2 fBTi 2(n+2) fBTi Base Timer i (1) Free-Running Operation (The RST2 to RST0 bits in the GiBCR1 register are set to "0002") OUTCij pin(1) OUTCij pin(2) POijR bit i=0 to 3; j=0 to 7 (however, i=0 when j= 0, 1, 4, 5) m : Setting value of the GiPOj register (000016 to FFFF16) POijR bit: Bits in the IIO0IR to IIO11IR registers Inverse Inverse Write "0" by program if setting to "0" Inverse Inverse (2) The Base Timer is Reset when the Base Timer Matches the GiPO0 Register (The RST1 bit is set to "1", and the RST0 and RST2 bits are set to "0") PO1jR bit OUTCij pin Base Timer i Write "0" by program if setting to "0" Inverse i=0 to 3; j=0 to 7 (however, i=0 when j=1, 4, 5) m : Setting value of the GiPOj register (000016 to FFFF16) n : Setting value of the GiPO0 register (000116 to FFFD16) POijR bit: Bits in the IIO0IR to IIO11IR registers The above diagram applies under the following conditions: • The IVL bit in the GiPOCRj register is set to "0" (outputs "L" as initial value). The INV bit is set to "0" (not inversed). • The UD1 to UD0 bits in the G1BCR1 register are set to "002" (counter increment mode) and the CAS bit to "0" (16-bit waveform generation function). • m < n+2 Inverse Inverse "H" "L" "H" "H" "1" "0" "L" "L" "1" "0 " NOTES: 1. Waveform output when the INV bit in the GiPOCRj register is set to "0" (not inversed) and the IVL bit is set to "0" (output "L" as initial value). 2. Waveform output when the INV bit is set to "0" (not inversed) and the IVL bit is set to "1" (output "H" as initial value). The above diagram applies under the following condition: • The RST2 to RST0 bits in the GiBCR1 register are set to "0002" (no base timer reset), the UD1 to UD0 bits to "002" (counter increment mode), and the CAS bit to "0" (16-bit waveform generation function). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |