Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 348 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 348 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 344Page - Renesas Technology Corp SH7261 Datasheet HTML 345Page - Renesas Technology Corp SH7261 Datasheet HTML 346Page - Renesas Technology Corp SH7261 Datasheet HTML 347Page - Renesas Technology Corp SH7261 Datasheet HTML 348Page - Renesas Technology Corp SH7261 Datasheet HTML 349Page - Renesas Technology Corp SH7261 Datasheet HTML 350Page - Renesas Technology Corp SH7261 Datasheet HTML 351Page - Renesas Technology Corp SH7261 Datasheet HTML 352Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 348 / 1348 page
background image
Section 11 Direct Memory Access Controller (DMAC)
Rev. 2.00 Sep. 07, 2007 Page 316 of 1312
REJ09B0320-0200
11.3.5
DMA Reload Destination Address Register (DMRDADR)
DMRDADR is a register used to set an address for reloading to the DMA current destination
address register (DMCDADRn).
To enable reloading, set the DMA destination address reload function enable bit (DRLOD) in
DMA control register A (DMCNTAn) to 1. In this case, set both the DMA current destination
address register (DMCDADRn) and DMA reload destination address register (DMRDADRn).
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Bit:
Initial value:
R/W:
15
14
13
12
11
10
9876543210
Bit:
Initial value:
R/W:
—
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RDA
RDA
Bit
Bit Name
Initial
Value
R/W
Description
31 to 0
RDA
Undefined R/W
Holds destination address bits A31 to A0 for reloading
Note:
Set this register so that DMA transfer is performed within the correctly aligned address
boundaries for the transfer sizes listed below.
• When the transfer size is set to 16 bits (SZSEL = "001"): (b0) = "0".
• When the transfer size is set to 32 bits (SZSEL = "010"): (b1, b0) = (0, 0).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com