SH7261 datasheet(832/1348 Pages) RENESAS

Part #	SH7261

Description	32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series

PDF	1348 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

832 / 1348 page

Section 18 Serial Sound Interface (SSI)

Rev. 2.00 Sep. 07, 2007 Page 800 of 1312

REJ09B0320-0200

(1)

Transmission Using DMA Controller

Start

Enable SSI module,

enable DMA,

enable error interrupts.

Wait for interrupt from DMAC or SSI.

SSI error interrupt?

More data to be send?

Disable SSI module,

disable DMA,

disable error interrupts,

enable Idle interrupt.

Wait for idle interrupt

from SSI module.

End*

Yes

EN = 1,

DMEN = 1,

UIEN = 1, OIEN = 1

EN = 0,

DMEN = 0

UIEN = 0, OIEN = 0,

IIEN = 1

Release from reset,

set SSICR configuration bits.

Set up DMA controller to

provide transmission data as

required.

DMAC:

End of Tx data?

Note: * If the SSI encounters an error interrupt underflow/overflow,

go back to the start in the flowchart again.

Define TRMD, EN, SCKD, SWSD,

MUEN, DEL, PDTA, SDTA, SPDP,

SWSP, SCKP, SWL, DWL, CHNL

Figure 18.20 Transmission Using DMA Controller

SH7261 Datasheet(PDF) 832 Page - Renesas Technology Corp