Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 151 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 151 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 147Page - Renesas Technology Corp SH7261 Datasheet HTML 148Page - Renesas Technology Corp SH7261 Datasheet HTML 149Page - Renesas Technology Corp SH7261 Datasheet HTML 150Page - Renesas Technology Corp SH7261 Datasheet HTML 151Page - Renesas Technology Corp SH7261 Datasheet HTML 152Page - Renesas Technology Corp SH7261 Datasheet HTML 153Page - Renesas Technology Corp SH7261 Datasheet HTML 154Page - Renesas Technology Corp SH7261 Datasheet HTML 155Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 1348 page
background image
Section 6 Interrupt Controller (INTC)
Rev. 2.00 Sep. 07, 2007 Page 119 of 1312
REJ09B0320-0200
Section 6 Interrupt Controller (INTC)
The interrupt controller (INTC) ascertains the priority of interrupt sources and controls interrupt
requests to the CPU. The INTC registers set the order of priority of each interrupt, allowing the
user to process interrupt requests according to the user-set priority.
6.1
Features
• 16 levels of interrupt priority can be set
By setting the 14 interrupt priority registers, the priorities of the IRQ, PINT, and on-chip
peripheral module interrupts can be set to one of 16 levels for each source.
• NMI noise canceller function
This controller provides an NMI input level bit that indicates the NMI pin state. The interrupt
exception service routine can verify the pin state by reading this bit and use the information to
implement a noise canceling function.
• Register banks
This LSI has register banks that enable register saving and restoration required in the interrupt
processing to be performed at high speed.
Figure 6.1 shows a block diagram of the INTC.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com