Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 320 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 320 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 316Page - Renesas Technology Corp SH7261 Datasheet HTML 317Page - Renesas Technology Corp SH7261 Datasheet HTML 318Page - Renesas Technology Corp SH7261 Datasheet HTML 319Page - Renesas Technology Corp SH7261 Datasheet HTML 320Page - Renesas Technology Corp SH7261 Datasheet HTML 321Page - Renesas Technology Corp SH7261 Datasheet HTML 322Page - Renesas Technology Corp SH7261 Datasheet HTML 323Page - Renesas Technology Corp SH7261 Datasheet HTML 324Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 320 / 1348 page
background image
Section 9 Bus State Controller (BSC)
Rev. 2.00 Sep. 07, 2007 Page 288 of 1312
REJ09B0320-0200
A16
A15
A14
A13 to A2
A1, A0
SDCKE
SDCLK
SDCS
SDRAS
SDCAS
SDWE
D13 to D16
DQM3
DQM2
D15 to D0
DQM1
DQM0
A13 (BA1)
A12 (BA0)
A11 to A0
CKE
CLK
CS
RAS
CAS
WE
I/O15 to I/O0
DQMU
DQML
64 M SDRAM
(1 M
× 16 bits × 4 banks)
This LSI
Not in use
Not in use
Not in use
Not in use
Not in use
Figure 9.43 Example of Connecting a 16-Bit Data-Width SDRAM
9.6
Usage Note
9.6.1
Note on Power-on Reset Exception Handling and Deep Standby Mode Cancellation
When writing to the external address space or making SDRAM settings in power-on reset
exception handling or cancellation of deep standby mode, be sure to set bits ACOSW[3:0] in
ACSWR to B'0011 beforehand.
9.6.2
Write Buffer
In write access to normal or SDRAM space, the write data are stored once in the internal write
buffer of the BSC, and only after that does actual writing to the device (external device) connected
in the normal or SDRAM space proceed. Since writing from the write buffer to the external device
is performed automatically, no processing by software is necessary.
However, care must be taken on the following point. Write access from the CPU or DMAC
appears complete at the point where the data are stored in the above write buffer. That is, at the
point where the write access from the CPU or DMA controller has been completed, writing to the
external device might not have been completed. To confirm the completion of writing to the
external device, dummy read the normal or SDRAM space. Completion of the dummy-read
operation guarantees the completion of writing to the external device in response to previous write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com