Electronic Components Datasheet Search
  English  ▼

X  

7641 Datasheet(PDF) 75 Page - Renesas Technology Corp

Part # 7641
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  385 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7641 Datasheet(HTML) 75 Page - Renesas Technology Corp

Back Button 7641 Datasheet HTML 71Page - Renesas Technology Corp 7641 Datasheet HTML 72Page - Renesas Technology Corp 7641 Datasheet HTML 73Page - Renesas Technology Corp 7641 Datasheet HTML 74Page - Renesas Technology Corp 7641 Datasheet HTML 75Page - Renesas Technology Corp 7641 Datasheet HTML 76Page - Renesas Technology Corp 7641 Datasheet HTML 77Page - Renesas Technology Corp 7641 Datasheet HTML 78Page - Renesas Technology Corp 7641 Datasheet HTML 79Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 385 page
background image
Rev.2.00
Aug 28, 2006
page 58 of 113
7641 Group
REJ09B0336-0200
HARDWARE
FUNCTIONAL DESCRIPTION
[USB endpoint x (x = 0 to 4) OUT Write Count Registers (Low
and High)] WRT_CNTRL, WRT_CNTH
These registers contain the number of bytes in the endpoint x
OUT FIFO. These are read-only registers. These two registers
must be read after the USB FCU has received a packet of data
from the host. When reading these registers, the lower byte must
be read first, then the higher byte.
When the OUT FIF0 is in double buffer mode, the CPU first reads
the received number of bytes of the former data packet. The next
CPU read can obtain that of the new data packet.
Fig. 51 Structure of USB endpoint x (x = 0 to 4) OUT write count registers
Low-order 8 bits of the number of bytes in endpoint x OUT FIFO
USB endpoint x OUT write count register Low (address 005D16)
WRT_CNTL
b0
b7
High-order 2 bits of the number of bytes in endpoint x OUT FIFO
Not used (“0” at read)
USB endpoint x OUT write count register High (address 005E16)
WRT_CNTH
b0
b7
[USB Endpoint x (x = 0 to 4) FIFO Register] USBFIFOx
These registers are the USB IN (transmit) and OUT (receive) FIFO
data registers. Write data to the corresponding register, and read
data from the corresponding register.
When the maximum packet size is equal to or less than half the
FIFO size, these registers function in double buffer mode and can
hold two packets of data. When the IN_PKT_RDY bit is “0” and
the TX_NOT_EMPTY bit is “1”, these bits indicate that one packet
of data is stored in the IN FIFO. When the OUT FIFO is in double
buffer mode, the OUT_PKT_RDY flag remains as “1” after the first
packet of data is read out (it actually goes to “0” and returns to “1”
after one
φ cycle).
Endpoint x IN/OUT FIFO
USB endpoint x FIFO register
(addresses 006016, 006116, 006216, 006316, 006416,)
USBFIFOx
b0
b7
Fig. 52 Structure of USB endpoint x (x = 0 to 4) FIFO register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com