7641 datasheet(228/385 Pages) RENESAS

228 / 385 page

Rev.2.00

Aug 28, 2006

page 97 of 148

7641 Group

REJ09B0336-0200

APPLICATION

2.5 DMAC

Fig. 2.5.17 Setting of relevant registers (2)

DMA0CL

127

DMA0CH

DMAC channel 0 destination registers Low, High (addresses 4416, 4516)

DMA0DL

6216

DMA0DH

0016

DMA0M1

DMAC channel 0 mode register 2 (address 4116)

DMA0M2

USB interrupt enable register 1 (address 5416)

USBIE1

0 0

USB function interrupt disabled

ICONA

USB endpoint 2 FIFO address (low-order)

USB endpoint 2 FIFO address (high-order)

DMAC channel 0 transfer count registers Low, High (addresses 4616, 4716)

128-byte counts

High-order of transfer counter

DMAC channel 0 mode register 1 (address 4016)

DMAC channel 0 source register increment/decrement disabled

DMAC channel 0 destination register increment/decrement disabled

Channel 0 enabled after count register underflow

Burst transfer mode selected

USB endpoint 2 IN_PKT_RDY signal hardware transfer request source

Software transfer trigger requesting

DMAC channel 0 USB and master CPU bus interface disabled

Reset of channel 0 capture register

Channel 0 enabled

USB endpoint 2 IN interrupt disabled

USB endpoint 2 OUT interrupt disabled

USB interrupt control register A (address 0516)

DMAC0 interrupt enabled

DMAC0 interrupt request bit

IREQA

Interrupt request register A (address 0216)

7641 Datasheet(PDF) 228 Page - Renesas Technology Corp

7641 Datasheet(HTML) 228 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL