SH7018 datasheet(100/431 Pages) RENESAS

100 / 431 page

Bit 7 (CW3)

Description

No CS3 space continuous access idle cycles

One CS3 space continuous access idle cycle

(Initial value)

Bit 6 (CW2)

Description

No CS2 space continuous access idle cycles

One CS2 space continuous access idle cycle

(Initial value)

Bit 5 (CW1)

Description

No CS1 space continuous access idle cycles

One CS1 space continuous access idle cycle

(Initial value)

Bit 4 (CW0)

Description

No CS0 space continuous access idle cycles

One CS0 space continuous access idle cycle

(Initial value)

• Bits 3 to 0—CS Assert Extension Specification (SW3, SW2, SW1, SW0): The CS assert cycle

extension specification is for making insertions to prevent extension of the

RD signal or WRL

signal assert period beyond the length of the

CSn signal assert period. Extended cycles insert

one cycle before and after each bus cycle, which simplifies interfaces with external devices and

also has the effect of extending write data hold time. Refer to section 7.3.3,

CS Assert Period

Extension, for details.

SW3 specifies the

CS assert extension for CS3 space access; SW2 specifies the CS assert

extension for CS2 space access; SW1 specifies the

CS assert extension for CS1 space access

and SW0 specifies the

CS assert extension for CS0 space access.

Bit 3 (SW3)

Description

No CS3 space

CS assert extension

CS3 space

CS assert extension

(Initial value)

Bit 2 (SW2)

Description

No CS2 space

CS assert extension

CS2 space

CS assert extension

(Initial value)

SH7018 Datasheet(PDF) 100 Page - Renesas Technology Corp

SH7018 Datasheet(HTML) 100 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL