Electronic Components Datasheet Search
  English  ▼

X  

SH7018 Datasheet(PDF) 254 Page - Renesas Technology Corp

Part # SH7018
Description  SuperH??RISC engine
PDF  431 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7018 Datasheet(HTML) 254 Page - Renesas Technology Corp

Back Button SH7018 Datasheet HTML 250Page - Renesas Technology Corp SH7018 Datasheet HTML 251Page - Renesas Technology Corp SH7018 Datasheet HTML 252Page - Renesas Technology Corp SH7018 Datasheet HTML 253Page - Renesas Technology Corp SH7018 Datasheet HTML 254Page - Renesas Technology Corp SH7018 Datasheet HTML 255Page - Renesas Technology Corp SH7018 Datasheet HTML 256Page - Renesas Technology Corp SH7018 Datasheet HTML 257Page - Renesas Technology Corp SH7018 Datasheet HTML 258Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 254 / 431 page
background image
238
Communication Formats: Four formats are available. Parity-bit settings are ignored when the
multiprocessor format is selected. For details see table 12.8.
Clock: See the description in the asynchronous mode section.
Receiving
processor A
(ID = 01)
(ID = 02)
(ID = 03)
(ID = 04)
Receiving
processor B
Receiving
processor C
Serial communication line
H'01
H'AA
(MPB = 0)
(MPB = 1)
ID-transmit cycle:
receiving processor address
Serial
data
MPB: Multiprocessor bit
Transmitting
processor
Receiving
processor D
Data-transmit cycle:
data sent to receiving
processor specified by ID
Figure 12.9 Communication Among Processors Using Multiprocessor Format (Sending
Data H'AA to Receiving Processor A)
Transmitting Multiprocessor Serial Data: Figure 12.10 shows a sample flowchart for
transmitting multiprocessor serial data. The procedure is as follows (the steps correspond to the
numbers in the flowchart):
1. SCI1 initialization: Set the TxD pin using the PFC.
2. SCI1 status check and transmit data write: Read the serial status register (SSR1), check that the
TDRE bit is 1, then write transmit data in the transmit data register (TDR1). Also set MPBT
(multiprocessor bit transfer) to 0 or 1 in SSR1. Finally, clear TDRE to 0.
3. Continue transmitting serial data: Read the TDRE bit to check whether it is safe to write (if it
reads 1); if so, write data in TDR1, then clear TDRE to 0.
4. Output a break at the end of serial transmission: Set the data register (DR) of the port to 0, then
clear TE to 0 in SCR1 and set the TxD pin function as output port with the PFC.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com