Electronic Components Datasheet Search
  English  ▼

X  

SH7018 Datasheet(PDF) 256 Page - Renesas Technology Corp

Part # SH7018
Description  SuperH??RISC engine
PDF  431 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7018 Datasheet(HTML) 256 Page - Renesas Technology Corp

Back Button SH7018 Datasheet HTML 252Page - Renesas Technology Corp SH7018 Datasheet HTML 253Page - Renesas Technology Corp SH7018 Datasheet HTML 254Page - Renesas Technology Corp SH7018 Datasheet HTML 255Page - Renesas Technology Corp SH7018 Datasheet HTML 256Page - Renesas Technology Corp SH7018 Datasheet HTML 257Page - Renesas Technology Corp SH7018 Datasheet HTML 258Page - Renesas Technology Corp SH7018 Datasheet HTML 259Page - Renesas Technology Corp SH7018 Datasheet HTML 260Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 256 / 431 page
background image
240
In transmitting serial data, the SCI1 operates as follows:
1. The SCI1 monitors the TDRE bit in the SSR1. When TDRE is cleared to 0 the SCI1
recognizes that the transmit data register (TDR1) contains new data, and loads this data from
the TDR1 into the transmit shift register (TSR1).
2. After loading the data from the TDR1 into the TSR1, the SCI1 sets the TDRE bit to 1 and
starts transmitting. If the transmit-data-empty interrupt enable bit (TIE) in the SCR1 is set to 1,
the SCI1 requests a transmit-data-empty interrupt (TxI) at this time.
Serial transmit data is transmitted in the following order from the TxD pin:
a. Start bit: one 0 bit is output.
b. Transmit data: seven or eight bits are output, LSB first.
c. Multiprocessor bit: one multiprocessor bit (MPBT value) is output.
d. Stop bit: one or two 1 bits (stop bits) are output.
e. Marking: output of 1 bits continues until the start bit of the next transmit data.
3. The SCI1 checks the TDRE bit when it outputs the stop bit. If TDRE is 0, the SCI1 loads data
from the TDR1 into the TSR1, outputs the stop bit, then begins serial transmission of the next
frame. If TDRE is 1, the SCI1 sets the TEND bit in the SSR1 to 1, outputs the stop bit, then
continues output of 1 bits in the marking state. If the transmit-end interrupt enable bit (TEIE)
in the SCR1 is set to 1, a transmit-end interrupt (TEI) is requested at this time.
Figure 12.11 shows an example of SCI1 receive operation in the multiprocessor format.
TDRE
TEND
TxI interrupt
handler writes
data in TDR1 and
clears TDRE to 0
TxI
interrupt
request
TEI
interrupt
request
1 frame
01
1
1
0/1
0
1
Multiprocessor
bit
Multiprocessor
bit
Serial
data
Start
bit
Data
Stop
bit
Start
bit
Data
Stop
bit
Idle
(marking
state)
D0
D1
D7
D0
D1
D7
0/1
TxI
interrupt
request
Figure 12.11 SCI1 Multiprocessor Transmit Operation (8-Bit Data with Multiprocessor Bit
and One Stop Bit)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com