Electronic Components Datasheet Search
  English  ▼

X  

SH7052 Datasheet(PDF) 444 Page - Renesas Technology Corp

Part # SH7052
Description  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Datasheet(HTML) 444 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 440Page - Renesas Technology Corp SH7052 Datasheet HTML 441Page - Renesas Technology Corp SH7052 Datasheet HTML 442Page - Renesas Technology Corp SH7052 Datasheet HTML 443Page - Renesas Technology Corp SH7052 Datasheet HTML 444Page - Renesas Technology Corp SH7052 Datasheet HTML 445Page - Renesas Technology Corp SH7052 Datasheet HTML 446Page - Renesas Technology Corp SH7052 Datasheet HTML 447Page - Renesas Technology Corp SH7052 Datasheet HTML 448Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 444 / 919 page
background image
418
12.2.3
Reset Control/Status Register (RSTCSR)
RSTCSR is an 8-bit readable/writable register. (RSTCSR differs from other registers in that it is
more difficult to write. See section 12.2.4, Register Access, for details.) It controls output of the
internal reset signal generated by timer counter (TCNT) overflow. RSTCR is initialized to H'1F by
input of a reset signal from the
RES pin, but is not initialized by the internal reset signal generated
by overflow of the WDT. It is initialized to H'1F in hardware standby mode and software standby
mode.
Bit:
7
6
5
4
3
2
1
0
WOVF
RSTE
RSTS
—
—
—
—
—
Initial value:
0
0
0
1
1
1
1
1
R/W:
R/(W)*
R/W
R/W
R
R
R
R
R
Note:
Only 0 can be written to bit 7 to clear the flag.
• Bit 7—Watchdog Timer Overflow Flag (WOVF): Indicates that TCNT has overflowed (H'FF
to H'00) in watchdog timer mode. This flag is not set in interval timer mode.
Bit 7: WOVF
Description
0
No TCNT overflow in watchdog timer mode
(Initial value)
[Clearing condition]
When 0 is written to WOVF after reading WOVF
1
Set by TCNT overflow in watchdog timer mode
• Bit 6—Reset Enable (RSTE): Selects whether to reset the chip internally if TCNT overflows in
watchdog timer mode.
Bit 6: RSTE
Description
0
Not reset when TCNT overflows
(Initial value)
LSI not reset internally, but TCNT and TCSR reset within WDT.
1
Reset when TCNT overflows
• Bit 5—Reset Select (RSTS): Selects the kind of internal reset to be generated when TCNT
overflows in watchdog timer mode.
Bit 5: RSTS
Description
0
Power-on reset
(Initial value)
1
Manual reset
• Bits 4 to 0—Reserved: These bits always read 1. The write value should always be 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com