SH7052 datasheet(522/919 Pages) RENESAS

522 / 919 page

496

14.5

Usage Notes

Sections 14.5.1 through 14.5.9 provide information concerning use of the SCI.

14.5.1

TDR Write and TDRE Flag

The TDRE bit in the serial status register (SSR) is a status flag indicating loading of transmit data

from TDR into TSR. The SCI sets TDRE to 1 when it transfers data from TDR to TSR. Data can

be written to TDR regardless of the TDRE bit status. If new data is written in TDR when TDRE is

0, however, the old data stored in TDR will be lost because the data has not yet been transferred to

TSR. Before writing transmit data to TDR, be sure to check that TDRE is set to 1.

14.5.2

Simultaneous Multiple Receive Errors

Table 14.13 indicates the state of the SSR status flags when multiple receive errors occur

simultaneously. When an overrun error occurs, the RSR contents cannot be transferred to RDR, so

receive data is lost.

Table 14.13 SSR Status Flags and Transfer of Receive Data

SSR Status Flags

Receive Data

Transfer

Receive Error Status

RDRF

ORER

FER

PER

RSR

→

→ RDR

Overrun error

Framing error

Parity error

Overrun error + framing error

Overrun error + parity error

Framing error + parity error

Overrun error + framing error + parity

error

Note:

O: Receive data is transferred from RSR to RDR.

X: Receive data is not transferred from RSR to RDR.

SH7052 Datasheet(PDF) 522 Page - Renesas Technology Corp