SH7052 datasheet(581/919 Pages) RENESAS

581 / 919 page

555

15.3.7

Interrupt Interface

There are 12 interrupt sources for each HCAN channel. Four independent interrupt vectors are

assigned to each channel. Table 15.5 lists the HCAN interrupt sources.

With the exception of the power-on reset processing vector (IRR0), these sources can be masked.

Masking is implemented using the mailbox interrupt mask register (MBIMR) and interrupt mask

Table 15.5

HCAN Interrupt Sources

Channel

IPR Bits

Vector

Number IRR Bit

Description

HCAN

IPRL

(11 to 8)

ERS

220

IRR5

Error passive interrupt (TEC

≥ 128 or REC ≥

128)

(initial

value)

IRR6

Bus off interrupt (TEC

≥ 256)

OVR

221

IRR0

Power-on reset processing interrupt

IRR2

Remote frame reception interrupt

IRR3

Error warning interrupt (TEC

≥ 96)

IRR4

Error warning interrupt (REC

≥ 96)

IRR7

Overload frame transmission interrupt/bus off

recovery interrupt (11 recessive bits

× 128

times)

IRR9

Unread message overwrite interrupt

IRR12

HCAN sleep mode CAN bus operation

interrupt

RM0

222

IRR1

Mailbox 0 message reception interrupt

IRR1

Mailbox 1 to 15 message reception interrupt

SLE0

223

IRR8

Message transmission/cancellation interrupt

SH7052 Datasheet(PDF) 581 Page - Renesas Technology Corp

SH7052 Datasheet(HTML) 581 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL