Electronic Components Datasheet Search
  English  ▼

X  

SH7052 Datasheet(PDF) 689 Page - Renesas Technology Corp

Part # SH7052
Description  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Datasheet(HTML) 689 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 685Page - Renesas Technology Corp SH7052 Datasheet HTML 686Page - Renesas Technology Corp SH7052 Datasheet HTML 687Page - Renesas Technology Corp SH7052 Datasheet HTML 688Page - Renesas Technology Corp SH7052 Datasheet HTML 689Page - Renesas Technology Corp SH7052 Datasheet HTML 690Page - Renesas Technology Corp SH7052 Datasheet HTML 691Page - Renesas Technology Corp SH7052 Datasheet HTML 692Page - Renesas Technology Corp SH7052 Datasheet HTML 693Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 689 / 919 page
background image
663
19.2.2
Port A Data Register (PADR)
Bit:
15
14
13
12
11
10
9
8
PA15
DR
PA14
DR
PA13
DR
PA12
DR
PA11
DR
PA10
DR
PA9
DR
PA8
DR
Initial value:
0
0
0
0
0
0
0
0
R/W:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit:
7
6
5
4
3
2
1
0
PA7
DR
PA6
DR
PA5
DR
PA4
DR
PA3
DR
PA2
DR
PA1
DR
PA0
DR
Initial value:
0
0
0
0
0
0
0
0
R/W:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
The port A data register (PADR) is a 16-bit readable/writable register that stores port A data. Bits
PA15DR to PA0DR correspond to pins PA15/RxD0 to PA0/TI0A.
When a pin functions as a general output, if a value is written to PADR, that value is output
directly from the pin, and if PADR is read, the register value is returned directly regardless of the
pin state.
When a pin functions as a general input, if PADR is read the pin state, not the register value, is
returned directly. If a value is written to PADR, although that value is written into PADR it does
not affect the pin state. Table 19.2 summarizes port A data register read/write operations.
PADR is initialized to H'0000 by a power-on reset (excluding a WDT power-on reset), and in
hardware standby mode. It is not initialized in software standby mode or sleep mode.
Table 19.2
Port A Data Register (PADR) Read/Write Operations
Bits 15 to 0:
PAIOR
Pin Function
Read
Write
0
General input
Pin state
Value is written to PADR, but does not affect pin
state
Other than
general input
Pin state
Value is written to PADR, but does not affect pin
state
1
General output
PADR value
Write value is output from pin
Other than
general output
PADR value
Value is written to PADR, but does not affect pin
state



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com