Electronic Components Datasheet Search
  English  ▼

X  

SH7052 Datasheet(PDF) 818 Page - Renesas Technology Corp

Part # SH7052
Description  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Datasheet(HTML) 818 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 814Page - Renesas Technology Corp SH7052 Datasheet HTML 815Page - Renesas Technology Corp SH7052 Datasheet HTML 816Page - Renesas Technology Corp SH7052 Datasheet HTML 817Page - Renesas Technology Corp SH7052 Datasheet HTML 818Page - Renesas Technology Corp SH7052 Datasheet HTML 819Page - Renesas Technology Corp SH7052 Datasheet HTML 820Page - Renesas Technology Corp SH7052 Datasheet HTML 821Page - Renesas Technology Corp SH7052 Datasheet HTML 822Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 818 / 919 page
background image
792
Table 23.1 shows the transition conditions for entering the modes from the program execution
state, as well as the CPU and peripheral function status in each mode and the procedures for
canceling each mode.
Table 23.1
Power-Down State Conditions
State
Mode
Entering
Procedure
Clock CPU
CPU
Registers
On-Chip
Peripheral
Modules
RAM
Pins
Canceling
Procedure
Hardware
standby
Low-level
input at
HSTBY pin
Halted Halted Halted
Undefined
Held*
2 Initialized High-level input
at
HSTBY pin,
executing
power-on reset
Software
standby
Execute
SLEEP
instruction
with SSBY
bit set to 1 in
SBYCR
Halted Halted Held
Halted*
1
Held
Held or
high
impe-
dance*
3
• NMI
interrupt
• Power-on
reset
Sleep
Execute
SLEEP
instruction
with SSBY
bit cleared to
0 in SBYCR
Runs
Halted Held
Run
Held
Held
• Interrupt
• DMA
address
error
• Power-on
reset
• Manual
reset
Notes: SBYCR: Standby control register
SSBY: Software standby bit
1. Some bits within on-chip peripheral module registers are initialized in software standby
mode, and some are not. See table 23.4, Register States in Software Standby Mode.
Also refer to the register descriptions for each peripheral module.
2. Clear the RAME bit of the SYSCR to 0 in advance when changing the state from the
program execution state to the hardware standby state.
3. The state of the I/O ports in standby mode is set by the port high impedance bit (HIZ) in
SBYCR. See section 23.2.1, Standby Control Register (SBYCR). For details of other
pin states, refer to Appendix B Pin States.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com