SH7052 datasheet(197/919 Pages) RENESAS

197 / 919 page

171

Table 9.8

Transfer Conditions and Register Set Values for Transfer between External

Memory and SCI1 Transmitting Side

Transfer Conditions

Value

Transfer source: external memory

SAR3

H'00400000

Value stored in address H'00400000

—

H'00450000

Value stored in address H'00450000

—

H'55

Transfer destination: on-chip SCI TDR1

DAR3

H'FFFFF00B

Transfer count: 10 times

DMATCR3

H'0000000A

Transfer source address: incremented

CHCR3

H'10031001

Transfer destination address: fixed

Transfer request source: SCI1 (TDR1)

Bus mode: cycle-steal

Transfer unit: byte

Interrupt request not generated at end of transfer

DMAC master enable on

DMAOR

H'0001

When indirect address mode is on, the data stored in the address set in SAR is not used as the

transfer source data. In the case of indirect addressing, the value stored in the SAR address is read,

then that value is used as the address and the data read from that address is used as the transfer

source data, then that data is stored in the address designated by DAR.

In the table 9.8 example, when a transfer request from TDR1 of SCI1 is generated, a read of the

address located at H'00400000, which is the value set in SAR3, is performed first. The data

H'00450000 is stored at this H'00400000 address, and the DMAC first reads this H'00450000

value. It then uses this read value of H'00450000 as an address and reads the value of H'55 that is

stored in the H'00450000 address. It then writes the value H'55 to address H'FFFFF00B designated

by DAR3 to complete one indirect address transfer.

With indirect addressing, the first executed data read from the address set in SAR3 always results

in a longword size transfer regardless of the TS0 and TS1 bit designations for transfer data size.

However, the transfer source address fixed and increment or decrement designations are according

to the SM0 and SM1 bits. Consequently, despite the fact that the transfer data size designation is

byte in this example, the SAR3 value at the end of one transfer is H'00400004. The write operation

is exactly the same as an ordinary dual address transfer write operation.

SH7052 Datasheet(PDF) 197 Page - Renesas Technology Corp

SH7052 Datasheet(HTML) 197 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL