Electronic Components Datasheet Search
  English  ▼

X  

SH7052 Datasheet(PDF) 286 Page - Renesas Technology Corp

Part # SH7052
Description  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Datasheet(HTML) 286 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 282Page - Renesas Technology Corp SH7052 Datasheet HTML 283Page - Renesas Technology Corp SH7052 Datasheet HTML 284Page - Renesas Technology Corp SH7052 Datasheet HTML 285Page - Renesas Technology Corp SH7052 Datasheet HTML 286Page - Renesas Technology Corp SH7052 Datasheet HTML 287Page - Renesas Technology Corp SH7052 Datasheet HTML 288Page - Renesas Technology Corp SH7052 Datasheet HTML 289Page - Renesas Technology Corp SH7052 Datasheet HTML 290Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 286 / 919 page
background image
260
• Bit 0—Compare-Match Flag 11A (IMF11A): Status flag that indicates GR11A compare-
match.
Bit 0: IMF11A
Description
0
[Clearing condition]
(Initial value)
When IMF11A is read while set to 1, then 0 is written to IMF11A
1
[Setting condition]
When TCNT11 = GR11A while GR11A is functioning as an output compare
register
10.2.6
Timer Interrupt Enable Registers (TIER)
The timer interrupt enable registers (TIER) are 16-bit registers. The ATU-II has 11 TIER registers:
one each for channels 0, 6 to 9, and 11, two each for channels 1 and 2, and one for channels 3 to 5.
For details of channel 10, see section 10.2.26, Channel 10 Registers.
Channel
Abbreviation
Function
0
TIER0
Controls input capture, and overflow interrupt request
enabling/disabling.
1
TIER1A, TIER1B
Control input capture, compare-match, and overflow interrupt
2
TIER2A, TIER2B
request enabling/disabling.
3
TIER3
Controls input capture, compare-match, and overflow interrupt
4
request enabling/disabling.
5
6
TIER6
Control cycle register compare-match interrupt request
7
TIER7
enabling/disabling.
8
TIER8
Controls down-counter output end (low) interrupt request
enabling/disabling.
9
TIER9
Controls event counter compare-match interrupt request
enabling/disabling.
11
TIER11
Controls input capture, compare-match, and overflow interrupt
request enabling/disabling.
The TIER registers are 16-bit readable/writable registers that control enabling and disabling of
timer interrupt requests. These cover free-running counter (TCNT) overflow interrupts, channel 0
input capture interrupts, channel 1 to 5 general register input capture/compare-match interrupts,
channel 6 and 7 compare-match interrupts, channel 8 down-counter output pin interrupts, channel
9 event counter compare-match interrupts, and channel 11 general register compare-match
interrupts.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com