7733 datasheet(675/940 Pages) RENESAS

675 / 940 page

STOP AND WAIT MODES

7735 Group User’s Manual

11–7

Table 11.4.2 Pin state in wait mode

State

Single-chip mode

Memory expansion

Microprocessor mode

mode

Pins

When the standby state

selection bit∗1 = “0”

When the standby state

selection bit∗1 = “1”

s When the signal output

disable selection bit =

“0,” “H” level is output.

s When the signal output

disable selection bit =

“1,” “L” level is output.

s When the signal output

disable selection bit =

“0,” “H” level is output.

s When the signal output

disable selection bit =

“1,” “L” level is output.

Same as in the micro-

processor mode

“H” level is output.

____

RDE,

____

WEL,

____

WEH,

____ ____

CS0

–CS4,

_____

RSMP,

_____

HLDA

ALE

A0/D0–A15/D15,

A16, A17

Output level can be set.

(Refer to section

“11.4.2 Output levels

of external bus and

bus control signals

in wait mode”)

“L” level is output.

Retains the same

state in which the

WIT instruction is ex-

ecuted.

s When the signal output

disable selection bit*3 = “0”

φ1: Stopped when the

system clock stop bit at

wait state = “0.”

“L” level is output when

the system clock stop

bit at wait state = “1.”

s When the signal output

disable selection bit = “1”

P42: Bit 2’s value of port P4

s When the clock

φ1 output selection bit*2 = “1”

φ1: Operating when the system clock stop bit

at wait state*4 = “0.”

“L” level is output when the system clock

stop bit at wait state = “1.”

s When the clock

φ1 output selection bit = “0”

P42: Retains the same state

in which the WIT instruction is

executed.

P42/

φ1

P0 to P8

(not including P42)

: Retains the same

state in which

the WIT instruction

is executed.

P43 to P47, P5 to P8

: Retains the same state

in which the WIT instruction is executed.

Ports

Standby state selection bit*1: Bit 0 at address 6D16 (Refer to Figure 11.4.1.)

Clock

φ1 output selection bit*2: Bit 7 at address 5E16

(Refer to section “12.1 Signals required for accessing external devices.”)

Signal output disable selection bit*3: Bit 6 at address 6C16

(Refer to section “12.1 Signals required for accessing external devices.”)

System clock stop bit at wait state*4: Bit 5 at address 6C16

(Refer to section “11.4.1 State of clocks f2 to f512 in wait mode.”)

Note: Make sure to set bit 2 of the port P4 direction register to “1.”

11.4 Wait mode

7733 Datasheet(PDF) 675 Page - Renesas Technology Corp

7733 Datasheet(HTML) 675 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL