 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
7733 Datasheet(PDF) 680 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7733 Datasheet(HTML) 680 Page - Renesas Technology Corp |
|
|
680 / 940 page  CONNECTING EXTERNAL DEVICES 7735 Group User’s Manual 12–4 Fig. 12.1.1 Pin configuration in memory expansion or microprocessor mode (Top view) 12.1 Signals required for accessing external devices A4/D4(P24) A5/D5(P25) A6/D6(P26) A7/D7(P27) WEL(P30) WEH(P31) ALE(P32) HLDA(P33) Vss RDE XOUT XIN RESET CNVSS BYTE HOLD 25 27 26 28 34 29 30 31 32 33 35 36 37 38 39 40 14 3 25 P83/TXD0 P82/RXD0/CLKS0 P81/CLK0 P80/CTS0/RTS0/CLKS1 VCC AVCC VREF AVSS VSS P77/AN7/XCIN P76/AN6/XCOUT P75/AN5/ADTRG/TxD2 P74/AN4/RxD2 P73/AN3/CLK2 P72/AN2/CTS2 P71/AN1 678 9 10 11 12 13 14 15 16 17 18 19 20 21 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 80 79 78 77 76 75 74 73 72 71 69 68 67 66 65 70 43 42 41 M37735MHBXXXFP 22 23 24 A4/D4(P24) A5/D5(P25) A6/D6(P26) A7/D7(P27) WEL(P30) WEH(P31) ALE(P32) HLDA(P33) Vss RDE XOUT XIN RESET CNVSS BYTE HOLD 14 3 2 56789 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 27 26 28 34 29 30 31 32 33 35 36 37 38 39 40 P83/TXD0 P82/RXD0/CLKS0 P81/CLK0 P80/CTS0/RTS0/CLKS1 VCC AVCC VREF AVSS VSS P77/AN7/XCIN P76/AN6/XCOUT P75/AN5/ADTRG/TxD2 P74/AN4/RxD2 P73/AN3/CLK2 P72/AN2/CTS2 P71/AN1 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 80 79 78 77 76 75 74 73 72 71 69 68 67 66 65 70 43 42 41 M37735MHBXXXFP *2 When external data bus is 8 bits wide (BYTE = “H”) : External address bus, external data bus, chip select signals, and bus control signals g 2 1 in the microprocessor mode When external data bus is 16 bits wide (BYTE = “L”) : External address bus, external data bus, chip select signals, and bus control signals g 1 in the microprocessor mode By setting the port register and port direction register which correspond to the port shown in ( ), the corresponding pin’s level can be fixed in the stop or wait mode. By setting the port register and port direction register which correspond to the port shown in ( ), the corresponding pin’s level can be fixed in the stop or wait mode. 1 1 g "H"level is output |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
