Electronic Components Datasheet Search
  English  ▼

X  

7733 Datasheet(PDF) 753 Page - Renesas Technology Corp

Part # 7733
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 Datasheet(HTML) 753 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 749Page - Renesas Technology Corp 7733 Datasheet HTML 750Page - Renesas Technology Corp 7733 Datasheet HTML 751Page - Renesas Technology Corp 7733 Datasheet HTML 752Page - Renesas Technology Corp 7733 Datasheet HTML 753Page - Renesas Technology Corp 7733 Datasheet HTML 754Page - Renesas Technology Corp 7733 Datasheet HTML 755Page - Renesas Technology Corp 7733 Datasheet HTML 756Page - Renesas Technology Corp 7733 Datasheet HTML 757Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 753 / 940 page
background image
LOW VOLTAGE VERSION
7735 Group User’s Manual
18-5
18.4.6 Ready and Hold
Timing requirements (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = –40 to 85
°C, f(XIN) = 12 MHz (Note), unless otherwise noted)
g The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.
18.4 Electrical characteristics
Concerning section “18.4 Electrical characteristic,” the 7735 Group differs from the 7733 Group in the
following sections:
• “18.4.6 Ready and Hold”
• “18.4.8 Memory expansion mode and Microprocessor mode : with no wait”
• “18.4.9 Memory expansion mode and Microprocessor mode : with wait 1”
• “18.4.10 Memory expansion mode and Microprocessor mode : with wait 0”
The other description is the same as that of the 7733 Group. Therefore, refer to part 1:
• “18.4 Electrical characteristics” (page 18-7 in part 1)
18.4 Electrical characteristics
Limits
tsu(RDY–φ1)
tsu(HOLD–φ1)
th(φ1–RDY)
th(φ1–HOLD)
Max.
ns
ns
ns
ns
Min.
Parameter
Symbol
Unit
80
80
0
0
____
RDY
input setup time
_____
HOLD
input setup time
____
RDY
input hold time
_____
HOLD
input hold time
Note: This is applied when the main clock division selection bit = “0” and f(f2) = 6 MHz.
td(φ1–HLDA)
ns
Min.
Max.
120
Limits
Unit
Conditions
Parameter
Symbol
_____
HLDA
output delay time
Fig. 18.4.1
Switching characteristics (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = –40 to 85
°C, f(XIN) = 12 MHz, unless otherwise noted)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com