| Electronic Components Datasheet Search |
|
7733 Datasheet(PDF) 809 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7733 Datasheet(HTML) 809 Page - Renesas Technology Corp |
|
809 / 940 page ![]() OVERVIEW 7736 Group User’s Manual 1–5 Table 1.3.2 Pin description (2) Pin Functions I/O Name Processor mode –– A B –– A B I/O port P0 I/O port P2 Same as the 7733 Group. Address’s low-order 8 bits (A0–A7) are output. ____ These pins respectively output signals CS0–CS4, RSMP, and address’s high-order 2 bits (A16 and A17). q Signals CS0–CS4 These signals are the chip select signals. When the microcomputer accesses a certain area, the corresponding pin outputs “L” level. (Refer to Table 2.5.4.) _____ q Signal RSMP This signal is the ready sampling signal and ________ is used to generate signal RDY for accessing external memory area. Same as the 7733 Group. Input/Output of data (D0–D7) and output of address’s high-order 8 bits (A16–A23) are performed with the time sharing method. Input/Output of data (D0–D7) and output of address’s low-order 8 bits (A0–A7) are performed with the time sharing method. P00–P07 A0–A7 CS0–CS4, _____ RSMP, A16, A17 P20–P27 A16/D0– A23/D7 A0/D0– A7/D7 Single-chip mode Memory expansion or Microprocessor mode Single-chip mode Memory expansion or Microprocessor mode I/O Output Output I/O Output Output External bus mode 1.3 Pin description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |