 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
7733 Datasheet(PDF) 829 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7733 Datasheet(HTML) 829 Page - Renesas Technology Corp |
|
|
829 / 940 page  7736 Group User’s Manual 3–7 PROGRAMMABLE I/O PORTS 3.2 Port peripheral circuits Fig. 3.2.2 Port peripheral circuits (2) • E (External bus mode A) •Ports P80/CTS0/RTS0/CLKS1, P81/CLK0, P84/CTS1/RTS1, P85/CLK1 Port direction register Port latch Data bus Output “1” “0” •Ports P70/AN0 to P77/AN7/XCIN Port direction register Port latch Data bus Analog input (Note 2) Sub-clock oscillation circuit Note 2: The sub-clock oscillation circuit is present only in ports P76 and P77 •Ports P90/CTS2, P92/RXD2 (Inside dotted-line included) Ports P94 to P97 (Inside dotted-line not included) Port latch Data bus Output control •Port P91/CLK2 (Inside dotted-line included) Port P93/TXD2 (Inside dotted-line not included) Port latch Data bus Output control Output • E / RDE (External bus mode B) Hold acknowledge |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
