7733 datasheet(868/940 Pages) RENESAS

868 / 940 page

CLOCK GENERATING CIRCUIT

7736 Group User’s Manual

14-2

14.3 Clock control

Concerning chapter “14. CLOCK GENERATING CIRCUIT,” the 7736 Group differs from the 7733 Group in

the following section. Therefore, only the differences are described in this chapter:

• “14.3 Clock control”

The following sections of the 7736 Group are the same as those of the 7733 Group. Therefore, for these

sections, refer to part 1:

• “14.1 Overview” (page 14-2 in part 1)

• “14.2 Oscillation circuit example” (page 14-3 in part 1)

14.3 Clock control

Concerning section “14.3 Clock control,” the 7736 Group differs from that of the 7733 Group in the following:

• Figure 14.3.3

The other description is the same as that of the 7733 Group. Therefore, refer to part 1.

• “14.3 Clock control” (page 14-5 in part 1)

Bit

Bit name

Functions

At reset

Main clock division selection bit

Sub clock external input selection bit

Must be fixed to “0” (Note 2).

Clock prescaler reset bit

Undefined

Oscillation circuit control register 1 (address 6F16)

0: Sub-clock oscillation circuit is operating by

itself. Pin P76 functions as pin XCOUT.

Watchdog timer is used when terminating

stop mode.

1: Sub clock is input from the external.

Pin P76 functions as a programmable

I/O port. Watchdog timer is not used when

terminating stop mode.

—

Not implemented.

Notes 1: When writing to this register, follow the procedure shown in Figure 14.3.4 in part 1.

By writing “1” to this bit, clock prescaler is

initialized.

Undefined

Main clock external input selection bit

0: Main clock is divided by 2.

1: Main clock is not divided by 2.

0: Main-clock oscillation circuit is operating by

itself. Watchdog timer is used when terminating

stop mode.

1: Main clock is input from the external.

Watchdog timer is not used when

terminating stop mode.

This bit is ignored.

2: The case where data “010101012” is written with the procedure shown in Figure 14.3.4

in part 1 is not included.

represents that bits 3 to 7 are not used for the clock generating circuit.

(Note 1)

Fig. 14.3.3 Structure of oscillation circuit control register 1

7733 Datasheet(PDF) 868 Page - Renesas Technology Corp

7733 Datasheet(HTML) 868 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL