Electronic Components Datasheet Search
  English  ▼

X  

7733 Datasheet(PDF) 937 Page - Renesas Technology Corp

Part # 7733
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 Datasheet(HTML) 937 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 932Page - Renesas Technology Corp 7733 Datasheet HTML 933Page - Renesas Technology Corp 7733 Datasheet HTML 934Page - Renesas Technology Corp 7733 Datasheet HTML 935Page - Renesas Technology Corp 7733 Datasheet HTML 936Page - Renesas Technology Corp 7733 Datasheet HTML 937Page - Renesas Technology Corp 7733 Datasheet HTML 938Page - Renesas Technology Corp 7733 Datasheet HTML 939Page - Renesas Technology Corp 7733 Datasheet HTML 940Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 937 / 940 page
background image
Rev.
Rev.
No.
date
2.00
980731
(4)
REVISION DESCRIPTION LIST
7733/7735/7736 Group User’s Manual
Revision Description
Page
PART 1
P7-31
Line 7
PART 1
P8-40
Fig.8.3.13
PART 1
P8-46
Table 8.4.4
PART 1
P8-59
Line 2
PART 1
P8-59
Fig.8.4.11
PART 1
P8-60
Fig. 8.4.12
PART 1
P8-62
Line 20
PART 1
P11-17
Table 11.4.3
14400 f2 52(3F16) 14490.57 53(4016) 14467.59
And then, reception is started when ST is detected.
14400 f2 52(3416) 14490.57 53(3516) 14467.59
And then, the transfer clock is generated when
ST is detected, and reception is started.
CTS
RTSi
CTSi
RTSi
Reception is started at the falling
edge of start bit.
Transfer clock
The transfer clock is generated at the
falling edge of start bit, and reception
is started.
Transfer clock
Interrupt
Conditions for each function which generates interrupt request
when clocks f2 and f512 are
stopped
when clocks f2 and f512 are
not stopped
A-D conversion
interrupt
DisabledEnabled
Interrupt
Conditions for each function which generates interrupt request
when clocks f2 and f512 are
stopped
when clocks f2 and f512 are
not stopped
Disabled
A-D conversion
interrupt
Enabled in one-shot mode and
single sweep mode
CTSi
RTSi
CLK
CLKi
CTSi
RTSi
CLK
CLKi
Revised Version
Previous Version
The timer Bi overflow flag is cleared
to “0” at the next count timing of the
count source when a value is written
to the timer Bi mode register with the
count start flag = “1.”
The timer Bi overflow flag is cleared
to “0” when a value is written to the
timer Bi mode register with the count
start flag = “1.”
 For the slave microcomputer whose
address matches bits 6 to 0 in
the receive data, terminate the
sleep mode. (Do not terminate the
sleep mode for the other slave
microcomputers.)
 For the slave microcomputer whose
address matches bits 6 to 0 in
the receive data, clear the sleep
mode. (Do not terminate the sleep
mode
for
the
other
slave
microcomputers.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com