7733 datasheet(218/940 Pages) RENESAS

218 / 940 page

SERIAL I/O

7733 Group User’s Manual

8–15

8.2.6 UARTi receive register and UARTi receive buffer register

Figure 8.2.10 shows the block diagram for the receiver. Figure 8.2.11 shows the structure of the UARTi

receive buffer register.

Fig. 8.2.10 Block diagram for receiver

8.2 Block description

Fig. 8.2.11 Structure of UARTi receive buffer register

(b15)

(b8)

UART0 receive buffer register (addresses 37 16, 3616)

UART1 receive buffer register (addresses 3F 16, 3E16)

UART2 receive buffer register (addresses 6B 16, 6A16)

Bit

Not implemented.

A value of “0” is read out from here.

The receive data is read out from here.

At reset

Un-

defined

Functions

8 to 0

15 to 9

—

Clock sync.

PAR

2SP

1SP

UART

RxDi

SP : Stop bit

PAR : Parity bit

8-bit UART

9-bit UART

7-bit UART

9-bit UART

Clock sync.

7-bit UART

8-bit UART

Data bus (even)

Data bus (odd)

Bit converter

UARTi receive register

Parity

enabled

Parity

disabled

UARTi receive

buffer register

(Note)

Note: The bit converter is not assigned for UART2.

7733 Datasheet(PDF) 218 Page - Renesas Technology Corp

7733 Datasheet(HTML) 218 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL