| Electronic Components Datasheet Search |
|
TMS320DM335 Datasheet(PDF) 141 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320DM335 Datasheet(HTML) 141 Page - Texas Instruments |
|
141 / 158 page ![]() TMS320DM335 Digital Media System-on-Chip (DMSoC) www.ti.com SPRS528A – JULY 2008 – REVISED AUGUST 2008 Table 5-36. Switching Characteristics Over Recommended Operating Conditions for ASP(1)(2) (see Figure 5-41) DM335 NO. PARAMETER UNIT MIN MAX 2 tc(CKRX) Cycle time, CLKR/X CLKR/X int 38.5 or 2P(3)(4)(5) ns 17 td(CLKS-CLKRX) Delay time, CLKS high to internal CLKR/X CLKR/X int 1 24 3 tw(CKRX) Pulse duration, CLKR/X high or CLKR/X low CLKR/X int C - 1(6) C + 1(6) ns CLKR int 3 25 4 td(CKRH-FRV) Delay time, CLKR high to internal FSR valid ns CLKR ext 3 25 CLKX int -4 8 9 td(CKXH-FXV) Delay time, CLKX high to internal FSX valid ns CLKX ext 3 25 CLKX int 12 ns tdis(CKXH- Disable time, DX high impedance following last data 12 DXHZ) bit from CLKX high CLKX ext 12 ns CLKX int -5 12 ns 13 td(CKXH-DXV) Delay time, CLKX high to DX valid CLKX ext 3 25 ns Delay time, FSX high to DX valid FSX int 14 14 td(FXH-DXV) ONLY applies when in data ns FSX ext 25 delay 0 (XDATDLY = 00b) mode (1) CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted. (2) Minimum delay times also represent minimum output hold times. (3) Minimum CLKR/X cycle times must be met, even when CLKR/X is generated by an internal clock source. Minimum CLKR/X cycle times are based on internal logic speed; the maximum usable speed may be lower due to EDMA limitations and AC timing requirements. (4) P = (1/SYSCLK2), where SYSCLK2 is an output clock of PLLC1 (see Section 3.5) . (5) Use which ever value is greater. (6) C = H or L S = sample rate generator input clock = P if CLKSM = 1 (P = 1/SYSCLK2, where SYSCLK2 is an output of PLLC1 (see Section 3.5) ) S = sample rate generator input clock = CLKS if CLKSM = 0 H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even H = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even L = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero CLKGDV should be set appropriately to ensure the ASP bit rate does not exceed the maximum limit (see footnote (3) above). Submit Documentation Feedback DM335 Peripheral Information and Electrical Specifications 141 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |