| Electronic Components Datasheet Search |
|
AD5734R Datasheet(PDF) 27 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD5734R Datasheet(HTML) 27 Page - Analog Devices |
|
27 / 32 page ![]() Preliminary Technical Data AD5724R/AD5734R/AD5754R Rev. PrC | Page 27 of 32 INPUT REGISTER The input register is 24 bits wide and consists of a read/write bit, a reserved bit, three register select bits, three DAC address bits, and 12- /14-/16 data bits. The register data is clocked in MSB first on the SDIN pin. Table 18 shows the register format while Table 19 describes the function of each bit in the register. All registers are read/write registers. Table 18. Input Register Format MSB LSB DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 to DB0 R/W 0 REG2 REG1 REG0 A2 A1 A0 DATA Table 19. Input Register Bit Functions Bit Mnemonic Description R/W Indicates a read from or a write to the addressed register. REG2, REG1, REG0 Used in association with the address bits to determine if a write operation is to the data register, output range select register, power control register or control register. REG2 REG1 REG0 Function 0 0 0 Data Register 0 0 1 Output Range Select Register 0 1 0 Power Control Register 0 1 1 Control Register A2, A1, A0 These bits are used to decode the DAC channels. A2 A1 A0 Channel Address 0 0 0 DAC A 0 0 1 DAC B 0 1 0 DAC C 0 1 1 DAC D 1 0 0 All Four DACs DB15 to DB0 Data bits. DATA REGISTER The data register is addressed by setting the three REG bits to 000. The DAC address bits select the DAC channel where the data transfer is to take place (see Table 19). The data bits are in positions DB15 to DB0 for the AD5754R (see Table 20), DB15 to DB2 for the AD5734R (see Table 21), and DB15 to DB4 for the AD5724R (see Table 22). Table 20. Programming the AD5754R Data Register MSB LSB REG2 REG1 REG0 A2 A1 A0 DB15 to DB0 0 0 0 DAC Address 16-Bit DAC Data Table 21. Programming the AD5734R Data Register MSB LSB REG2 REG1 REG0 A2 A1 A0 DB15 to DB2 DB1 DB0 0 0 0 DAC Address 14-Bit DAC Data X X Table 22. Programming the AD5724R Data Register MSB LSB REG2 REG1 REG0 A2 A1 A0 DB15 to DB4 DB3 DB2 DB1 DB0 0 0 0 DAC Address 12-Bit DAC Data X X X X |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |