TMDS361 datasheet(31/42 Pages) TI

31 / 42 page

Start

Condition

Stop

Condition

SDA

SCL

SDA

SCL

T0393-01

GENERAL I

2C PROTOCOL

SDA

SCL

DataLine

Stable;

DataValid

ChangeofData Allowed

T0394-01

TMDS361

www.ti.com............................................................................................................................................................................................ SLLS919 – DECEMBER 2008

Figure 36. I2C Start and Stop Conditions

• The master initiates data transfer by generating a start condition. The start condition is when a high-to-low

transition occurs on the SDA line while SCL is high, as shown in Figure 36. All I2C-compatible devices should

recognize a start condition.

• The master then generates the SCL pulses and transmits the 7-bit address and the read/write direction bit

R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition

requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 37). All devices

recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave

device with a matching address generates an acknowledge (see Figure 38) by pulling the SDA line low during

the entire high period of the ninth SCL cycle. On detecting this acknowledge, the master knows that a

communication link with a slave has been established.

• The master generates further SCL cycles to either transmit data to the slave (R/W bit 0) or receive data from

the slave (R/W bit 1). In either case, the receiver must acknowledge the data sent by the transmitter. So an

acknowledge signal can be generated either by the master or by the slave, depending on which one is the

receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long

as necessary (See Figure 40 through Figure 43).

• To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low

to high while the SCL line is high (see Figure 36). This releases the bus and stops the communication link

with the addressed slave. All I2C compatible devices must recognize the stop condition. Upon the receipt of a

stop condition, all devices know that the bus is released, and they wait for a start condition followed by a

matching address.

Figure 37. I2C Bit Transfer

Submit Documentation Feedback

Product Folder Link(s) :TMDS361

TMDS361 Datasheet(PDF) 31 Page - Texas Instruments

TMDS361 Datasheet(HTML) 31 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Datasheet Download

Link URL