Electronic Components Datasheet Search
  English  ▼

X  

TMDS361 Datasheet(PDF) 32 Page - Texas Instruments

Click here to check the latest version.
Part # TMDS361
Description  1080p - Deep Color 3-to-1 HDMI/DVI Switch with Adaptive Equalization
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMDS361 Datasheet(HTML) 32 Page - Texas Instruments

Back Button TMDS361 Datasheet HTML 28Page - Texas Instruments TMDS361 Datasheet HTML 29Page - Texas Instruments TMDS361 Datasheet HTML 30Page - Texas Instruments TMDS361 Datasheet HTML 31Page - Texas Instruments TMDS361 Datasheet HTML 32Page - Texas Instruments TMDS361 Datasheet HTML 33Page - Texas Instruments TMDS361 Datasheet HTML 34Page - Texas Instruments TMDS361 Datasheet HTML 35Page - Texas Instruments TMDS361 Datasheet HTML 36Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 42 page
background image
DataOutput
by Transmitter
DataOutput
byReceiver
SCL From
Master
START
Condition
S
1
2
8
9
ClockPulsefor
Acknowledgement
Acknowledge
Not Acknowledge
T0395-01
SCL
SDA
MSB
Slave Address
Acknowledge
Data
Acknowledge
Stop
123456789123456789
T0396-01
S
Slave Address
W
A
Data
A
Data
A
P
FromReceiver
From Transmitter
A =No Acknowledge(SDA High)
A = Acknowledge
S=StartCondition
P =StopCondition
W=Write
R0007-01
TMDS361
SLLS919 – DECEMBER 2008............................................................................................................................................................................................ www.ti.com
Figure 38. I2C Acknowledge
Figure 39. I2C Address, Data Cycle(s), and Stop
During a write cycle, the transmitting device must not drive the SDA signal line during the acknowledge cycle so
that the receiving device may drive the SDA signal low. After each byte transfer following the address byte, the
receiving device pulls the SDA line low for one SCL clock cycle. A stop condition is initiated by the transmitting
device after the last byte is transferred. An example of a write cycle can be found in Figure 40 and Figure 41.
Note that the TMDS361 allows multiple write transfers to occur. See the Example – Writing to the TMDS361
section for more information.
During a read cycle, the slave receiver acknowledges the initial address byte if it decodes the address as its
address. Following this initial acknowledge by the slave, the master device becomes a receiver and
acknowledges data bytes sent by the slave. When the master has received all of the requested data bytes from
the slave, the not-acknowledge (A) condition is initiated by the master by keeping the SDA signal high just before
it asserts the stop (P) condition. This sequence terminates a read cycle as shown in Figure 42 and Figure 43.
See the Example – Reading from the TMDS361 section for more information.
Figure 40. I2C Write Cycle
32
Submit Documentation Feedback
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s) :TMDS361



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com