LPC2387 datasheet(20/52 Pages) NXP

20 / 52 page

LPC2387_3

Product data sheet

Rev. 03 — 29 October 2008

20 of 52

NXP Semiconductors

LPC2387

Single-chip 16-bit/32-bit microcontroller

– Receive ﬁltering.

– Multicast and broadcast frame support for both transmit and receive.

– Optional automatic Frame Check Sequence (FCS) insertion with Circular

Redundancy Check (CRC) for transmit.

– Selectable automatic transmit frame padding.

– Over-length frame support for both transmit and receive allows any length frames.

– Promiscuous receive mode.

– Automatic collision back-off and frame retransmission.

– Includes power management by clock switching.

– Wake-on-LAN power management support allows system wake-up: using the

receive ﬁlters or a magic frame detection ﬁlter.

• Physical interface:

– Attachment of external PHY chip through standard RMII interface.

– PHY register access is available via the MIIM interface.

7.10 USB interface

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between a

host and one or more (up to 127) peripherals. The Host Controller allocates the USB

bandwidth to attached devices through a token-based protocol. The bus supports hot

plugging and dynamic conﬁguration of the devices. All transactions are initiated by the

Host Controller.

The LPC2387 USB interface includes a device, Host, and OTG Controller. Details on

typical USB interfacing solutions can be found in Section 11.1.

7.10.1 USB device controller

The device controller enables 12 Mbit/s data exchange with a USB Host Controller. It

consists of a register interface, serial interface engine, endpoint buffer memory, and a

DMA controller. The serial interface engine decodes the USB data stream and writes data

to the appropriate endpoint buffer. The status of a completed USB transfer or error

condition is indicated via status registers. An interrupt is also generated if enabled. When

enabled, the DMA controller transfers data between the endpoint buffer and the USB

RAM.

7.10.1.1

Features

• Fully compliant with USB 2.0 speciﬁcation (full speed).

• Supports 32 physical (16 logical) endpoints with a 4 kB endpoint buffer RAM.

• Supports Control, Bulk, Interrupt and Isochronous endpoints.

• Scalable realization of endpoints at run time.

• Endpoint Maximum packet size selection (up to USB maximum speciﬁcation) by

software at run time.

• Supports SoftConnect and GoodLink features.

• While the USB is in the Suspend mode, the LPC2387 can enter one of the reduced

power modes and wake up on USB activity.

LPC2387 Datasheet(PDF) 20 Page - NXP Semiconductors

LPC2387 Datasheet(HTML) 20 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL