Electronic Components Datasheet Search
  English  ▼

X  

EP1C20F Datasheet(PDF) 29 Page - Altera Corporation

Part # EP1C20F
Description  Cyclone FPGA Family
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP1C20F Datasheet(HTML) 29 Page - Altera Corporation

Back Button EP1C20F Datasheet HTML 25Page - Altera Corporation EP1C20F Datasheet HTML 26Page - Altera Corporation EP1C20F Datasheet HTML 27Page - Altera Corporation EP1C20F Datasheet HTML 28Page - Altera Corporation EP1C20F Datasheet HTML 29Page - Altera Corporation EP1C20F Datasheet HTML 30Page - Altera Corporation EP1C20F Datasheet HTML 31Page - Altera Corporation EP1C20F Datasheet HTML 32Page - Altera Corporation EP1C20F Datasheet HTML 33Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 106 page
background image
Altera Corporation
2–23
May 2008
Preliminary
Embedded Memory
Byte Enables
M4K blocks support byte writes when the write port has a data width of
16, 18, 32, or 36 bits. The byte enables allow the input data to be masked
so the device can write to specific bytes. The unwritten bytes retain the
previous written value. Table 2–5 summarizes the byte selection.
Control Signals and M4K Interface
The M4K blocks allow for different clocks on their inputs and outputs.
Either of the two clocks feeding the block can clock M4K block registers
(
renwe, address, byte enable, datain, and output registers). Only the
output register can be bypassed. The six
labclk signals or local
interconnects can drive the control signals for the A and B ports of the
M4K block. LEs can also control the
clock_a, clock_b, renwe_a,
renwe_b, clr_a, clr_b, clocken_a, and clocken_b signals, as
shown in Figure 2–15.
The R4, C4, and direct link interconnects from adjacent LABs drive the
M4K block local interconnect. The M4K blocks can communicate with
LABs on either the left or right side through these row resources or with
LAB columns on either the right or left with the column resources. Up to
10 direct link input connections to the M4K block are possible from the
left adjacent LABs and another 10 possible from the right adjacent LAB.
M4K block outputs can also connect to left and right LABs through 10
direct link interconnects each. Figure 2–16 shows the M4K block to logic
array interface.
Table 2–5. Byte Enable for M4K Blocks
Notes (1), (2)
byteena[3..0]
datain ×18
datain ×36
[0] = 1
[8..0]
[8..0]
[1] = 1
[17..9]
[17..9]
[2] = 1
—
[26..18]
[3] = 1
—
[35..27]
Notes to Table 2–5:
(1)
Any combination of byte enables is possible.
(2)
Byte enables can be used in the same manner with 8-bit words, i.e., in ×16 and ×32
modes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com