THS1060 datasheet(6/21 Pages) TI

6 / 21 page

THS1060

10-BIT 60 MSPS IF SAMPLING COMMUNICATIONS

ANALOG-TO-DIGITAL CONVERTER

SLAS212 – MARCH 2000

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

ac specifications, over recommended operating free-air temperature range, AVDD = DVDD = 5 V,

DRVDD = 3.3 V, internal references, CLK = 60 MHz, analog input at –2 dBFS(unless otherwise

noted)†

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

fIN = 2.2 MHz

SNR

Signal to noise ratio

fIN =15.5 MHz

dBFS

fIN =31 MHz

fIN = 2.2 MHz

SINAD

Signal to noise and distortion

fIN =15.5 MHz

59.6

dBFS

fIN =31 MHz

ENOB

Effective number of bits

fIN =15.5 MHz

8.5

9.6

bits

THD

Total harmonic distortion

fIN =15.5 MHz

–72

–54

dBc

SFDR

Spurious-free dynamic range

fIN =15.5 MHz

dBc

fIN = 2.2 MHz

–80

2nd Harmonic

Distortion

fIN =15.5 MHz

–77

–57

dBc

fIN = 31 MHz

–79

fIN = 2.2 MHz

–68

3rd Harmonic

Distortion

fIN =15.5 MHz

–79

–60

dBc

fIN = 31 MHz

–68

Two tone SFDR

F1 = 14.9 MHz,

F2 = 15.6 MHz,

Analog inputs at – 8 dBFS each

dBc

† All typical values are at TA = 25°C.

operating characteristics over recommended operating conditions, AVDD = DVDD = 5 V,

DRVDD = 3.3 V

switching specifications

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Aperture delay, td(A)

120

Aperture jitter

ps RMS

Output delay td(O)

After falling edge of CLK+

Pipeline delay td(PIPE)

6.5

CLK

Cycle

THS1060 Datasheet(PDF) 6 Page - Texas Instruments

THS1060 Datasheet(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

Datasheet Download

Link URL