 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TMS320VC5410 Datasheet(PDF) 69 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320VC5410 Datasheet(HTML) 69 Page - Texas Instruments |
|
|
69 / 79 page  TMS320VC5410 FIXEDPOINT DIGITAL SIGNAL PROCESSOR SPRS075D – OCTOBER 1998 – REVISED MAY 2000 69 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 multichannel buffered serial port timing (continued) timing requirements for McBSP as SPI master or slave: [H=0.5tc(CO)] CLKSTP = 10b, CLKXP = 1† (see Figure 38) ’5410-100 ’5410-120 MASTER SLAVE MASTER SLAVE UNIT MIN MAX MIN MAX MIN MAX MIN MAX U tsu(BDRV-BCKXH) Setup time, BDR valid before BCLKX high 12 7 – 6H 12 7 – 6H ns th(BCKXH-BDRV) Hold time, BDR valid after BCLKX high 0 5 + 6H 0 5 + 6H ns † For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. switching characteristics for McBSP as SPI master or slave: [H=0.5tc(CO)] CLKSTP = 10b, CLKXP = 1†‡ (see Figure 38) ’5410-100 ’5410-120 PARAMETER MASTER SLAVE MASTER SLAVE UNIT MIN MAX MIN MAX MIN MAX MIN MAX U th(BCKXH-BFXL) Hold time, BFSX low after BCLKX high§ T – 7 T + 4 T – 7 T + 4 ns td(BFXL-BCKXL) Delay time, BFSX low to BCLKX low¶ D – 7 D + 5 D – 7 D + 5 ns td(BCKXL-BDXV) Delay time, BCLKX low to BDX valid – 3 4 6H + 4 10H + 15 – 3 4 6H + 4 10H + 15 ns tdis(BCKXH-BDXHZ) Disable time, BDX high impedance following last data bit from BCLKX high D – 2 D + 3 D – 2 D + 3 ns tdis(BFXH-BDXHZ) Disable time, BDX high impedance following last data bit from BFSX high 2H + 3 6H + 17 2H + 3 6H + 17 ns td(BFXL-BDXV) Delay time, BFSX low to BDX valid 4H + 2 8H + 17 4H + 2 8H + 17 ns † For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. ‡ T = BCLKX period = (1 + CLKGDV) * 2H D = BCLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2H when CLKGDV is even § FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX and BFSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP ¶ BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX). PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
