TMS320VC5421 datasheet(36/88 Pages) TI

36 / 88 page

TMS320VC5421

DIGITAL SIGNAL PROCESSOR

SPRS098 – DECEMBER 1999

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

subsystem communications

The ’5421 device provides two options for efficient core-to-core communications:

D Core-to-core FIFO communications

D DMA global memory transfer

FIFO data communications

The subsystems’ FIFO communications interface is shown in the ’5421 functional block diagram (Figure 1). Two

unidirectional 8-word-deep FIFOs are available in the device for efficient interprocessor communication: one

configured for core A-to-core B data transfers, and the other configured for core B-to-core A data transfers. Each

subsystem, by way of DMA control, can write to its respective output data FIFO and read from its respective

input data FIFO. The FIFOs are accessed using the DMAs I/O space, which is completely independent of the

CPU I/O space. The DMA transfers to or from the FIFOs can be synchronized to “receive FIFO not empty” and

“transmit FIFO not full” events, providing protection from overflow and underflow. Subsystems can interrupt

each other to flag when the FIFOs are either full or empty. The interprocessor interrupt request bit (IPIRQ) (bit

8 in the BSCR register (BSCR.8)) is set to 1 to generate a PINT in the other subsystem’s IFR.14. See the

interrupts section for more information.

DMA global memory transfers

The ’5421 enables each subsystem to transfer data directly between the memories that are CPU local via DMA

global memory transfers. The DMA global memory map is shown in Figure 13.

chip subsystem ID Register

The chip subsystem ID Register (CSIDR) is a read-only memory-mapped register located at 3Eh within each

DSP subsystem. This register contains three elements for electrically readable device identification. The ChipID

bits identify the type of 54x device (21h for 5421). The ChipRev bits contain the revision number of the device.

Lastly, the SubSysID contains a unique subsystem identifier.

987

43210

Chip ID

Chip Rev

SubSysID

Figure 17. Chip subsystem ID Register

Table 12. Chip subsystem ID Register Bit Functions

BIT

NO.

BIT FIELD

NAME

FUNCTION

15 8

Chip ID

54x device type Contains 21h for ’5421

15–8

Chip ID

54x device type. Contains 21h for ’5421.

7–4

Chip Rev

Revision number of device (i.e., 0h for revision 0).

SubSysID

Identifier for DSP subsystem: A

0h B

3–0

SubSysID

Identifier for DSP subsystem: A = 0h, B = 1h.

TMS320VC5421 Datasheet(PDF) 36 Page - Texas Instruments

TMS320VC5421 Datasheet(HTML) 36 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL