Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5421 Datasheet(PDF) 78 Page - Texas Instruments

Part # TMS320VC5421
Description  DIGITAL SIGNAL PROCESSOR
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5421 Datasheet(HTML) 78 Page - Texas Instruments

Back Button TMS320VC5421 Datasheet HTML 74Page - Texas Instruments TMS320VC5421 Datasheet HTML 75Page - Texas Instruments TMS320VC5421 Datasheet HTML 76Page - Texas Instruments TMS320VC5421 Datasheet HTML 77Page - Texas Instruments TMS320VC5421 Datasheet HTML 78Page - Texas Instruments TMS320VC5421 Datasheet HTML 79Page - Texas Instruments TMS320VC5421 Datasheet HTML 80Page - Texas Instruments TMS320VC5421 Datasheet HTML 81Page - Texas Instruments TMS320VC5421 Datasheet HTML 82Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 88 page
background image
TMS320VC5421
DIGITAL SIGNAL PROCESSOR
SPRS098 – DECEMBER 1999
78
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
HPI16 timing
switching characteristics over recommended operating conditions†‡§ [H = 0.5tc(CO)]
(see Figure 46 and Figure 53)
PARAMETER
MIN
MAX
UNIT
td(DSL-HDD)
Delay time, DS low to HD driven§
3
20
ns
Case 1a: Memory accesses when
DMAC is active in 16-bit mode and
tw(DSH) < 18H
18H+20 – tw(DSH)
Case 1b: Memory accesses when
DMAC is active in 16-bit mode and
tw(DSH) ≥ 18H
20
td(DSL HDV1)
Delay time, DS low to HD valid for first
Case 1c: Memory access when
DMAC is active in 32-bit mode and
tw(DSH) < 26H
26H+20 – tw(DSH)
ns
td(DSL-HDV1)
Delay time, DS low to HD valid for first
byte of an HPI read
Case 1d: Memory access when
DMAC is active in 32-bit mode and
tw(DSH) ≥ 26H
20
ns
Case 2a: Memory accesses when
DMAC is inactive and tw(DSH) < 10H
10H+20 – tw(DSH)
Case 2b: Memory accesses when
DMAC is inactive and tw(DSH) ≥ 10H
20
Case 3: Register accesses
20
td(DSL-HDV2)
Multiplexed reads with autoincrement. Prefetch completed.
3
20
ns
No DMA channel active
12H+5
t
Delay time, DS high to HRDY high§
One or more 16-bit DMA channels
active
18H+5
ns
td(DSH-HYH)
Delay time, DS high to HRDY high§
(writes and autoincrement reads)
One or more 32-bit DMA channels
active
26H+5
Writes to DSPINT and HINT
4H + 5
tv(HYH-HDV)
Valid time, HD valid after HRDY high
7
ns
th(DSH-HDV)R
Hold time, HD valid after DS rising edge, read§
0
10
ns
td(COH-HYH)
Delay time, CLKOUT rising edge to HRDY high
5
ns
td(DSL-HYL)
Delay time, HDS low to HRDY low§
12
ns
td(COH–HTX)
Delay time, CLKOUT rising edge to HINT change
5
ns
† HAD stands for HCNTL0, HCNTL1, and HR/W.
‡ HDS refers to either HDS1 or HDS2.
§ DS refers to the logical OR of HCS and HDS.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com