Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TMS370 Datasheet(PDF) 25 Page - Texas Instruments

Part # TMS370
Description  8-BIT MICROCONTROLLER
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS370 Datasheet(HTML) 25 Page - Texas Instruments

Back Button TMS370 Datasheet HTML 21Page - Texas Instruments TMS370 Datasheet HTML 22Page - Texas Instruments TMS370 Datasheet HTML 23Page - Texas Instruments TMS370 Datasheet HTML 24Page - Texas Instruments TMS370 Datasheet HTML 25Page - Texas Instruments TMS370 Datasheet HTML 26Page - Texas Instruments TMS370 Datasheet HTML 27Page - Texas Instruments TMS370 Datasheet HTML 28Page - Texas Instruments TMS370 Datasheet HTML 29Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 63 page
background image
TMS370CxCx
8-BIT MICROCONTROLLER
SPNS040B – NOVEMBER 1995 – REVISED FEBRUARY 1997
25
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
serial communications interface 2 module (continued)
D Four error-detection flags: parity, overrun, framing, and break detection
D Two wake-up multiprocessor modes: Idle-line and address bit
D Half or full-duplex operation
D Double-buffered receiver and transmitter operations
D Transmitter and receiver operations can be accomplished through either interrupt-driven or
polled-algorithms with status flags:
–
Transmitter: TXRDY flag (transmitter buffer register is ready to receive another character) and TX
EMPTY flag (Transmitter shift register is empty)
–
Receiver: RXRDY flag (receive buffer register ready to receive another character), BRKDT flag (break
condition occurred), and RX ERROR monitoring four interrupt conditions
–
Separate enable bits for transmitter and receiver interrupts
–
NRZ format
D Ten SCI2 module control registers located in control register frame beginning at address P050
The SCI2 module control registers are listed in Table 14. Privilege bits are shown in bold typeface and shaded.
Table 14. SCI2 Module Control Register Memory Map
PF
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
REG
P050
STOP BITS
EVEN/ODD
PARITY
PARITY
ENABLE
ASYNC
ENABLE
ADDRESS/
IDLE WUP
SCI CHAR2
SCI CHAR1
SCI CHAR0
SCICCR
P051
—
—
SCI SW
RESET
CLOCK
ENABLE
TXWAKE
SLEEP
TXENA
RXENA
SCICTL
P052
BAUDF
(MSB)
BAUDE
BAUDD
BAUDC
BAUDB
BAUDA
BAUD9
BAUD8
BAUD MSB
P053
BAUD7
BAUD6
BAUD5
BAUD4
BAUD3
BAUD2
BAUD1
BAUD0
(LSB)
BAUD LSB
P054
TXRDY
TX EMPTY
—
—
—
—
—
SCI TX
INT ENA
TXCTL
P055
RX
ERROR
RXRDY
BRKDT
FE
OE
PE
RXWAKE
SCI RX
INT ENA
RXCTL
P056
RESERVED
P057
RXDT7
RXDT6
RXDT5
RXDT4
RXDT3
RXDT2
RXDT1
RXDT0
RXBUF
P058
RESERVED
P059
TXDT7
TXDT6
TXDT5
TXDT4
TXDT3
TXDT2
TXDT1
TXDT0
TXBUF
P05A
to
P05D
RESERVED
P05E
SCITXD
DATA IN
SCITXD
DATA OUT
SCITXD
FUNCTION
SCITXD
DATA DIR
SCIRXD
DATA IN
SCIRXD
DATA OUT
SCIRXD
FUNCTION
SCIRXD
DATA DIR
SCIPC2
P05F
SCI STEST
SCITX
PRIORITY
SCIRX
PRIORITY
SCI
ESPEN
—
—
—
—
SCIPRI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com