Electronic Components Datasheet Search
  English  ▼

X  

ATmega88 Datasheet(PDF) 304 Page - ATMEL Corporation

Part # ATmega88
Description  8-bit Microcontroller with 8K Bytes In-System Programmable Flash
PDF  340 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATmega88 Datasheet(HTML) 304 Page - ATMEL Corporation

Back Button ATmega88 Datasheet HTML 300Page - ATMEL Corporation ATmega88 Datasheet HTML 301Page - ATMEL Corporation ATmega88 Datasheet HTML 302Page - ATMEL Corporation ATmega88 Datasheet HTML 303Page - ATMEL Corporation ATmega88 Datasheet HTML 304Page - ATMEL Corporation ATmega88 Datasheet HTML 305Page - ATMEL Corporation ATmega88 Datasheet HTML 306Page - ATMEL Corporation ATmega88 Datasheet HTML 307Page - ATMEL Corporation ATmega88 Datasheet HTML 308Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 304 / 340 page
background image
304
7530H–AVR–02/09
ATmega48/88/168 Automotive
Notes:
1. In ATmega48/88/168, this parameter is characterized and not 100% tested.
2. Required only for f
SCL > 100 kHz.
3. C
b = capacitance of one bus line in pF.
4. fCK = CPU clock frequency
5. This requirement applies to all ATmega48/88/168 2-wire Serial Interface operation. Other devices connected to the 2-wire
Serial Bus need only obey the general f
SCL requirement.
6. The actual low period generated by the ATmega48/88/168 2-wire Serial Interface is (1/fSCL - 2/fCK), thus fCK must be greater
than 6 MHz for the low time requirement to be strictly met at f
SCL = 100 kHz.
7. The actual low period generated by the ATmega48/88/168 2-wire Serial Interface is (1/fSCL - 2/fCK), thus the low time require-
ment will not be strictly met for fSCL > 308 kHz when fCK = 8 MHz. Still, ATmega48/88/168 devices connected to the bus may
communicate at full speed (400 kHz) with other ATmega48/88/168 devices, as well as any other device with a proper t
LOW
acceptance margin.
Figure 27-1. 2-wire Serial Bus Timing
t
HIGH
High period of the SCL clock
fSCL ≤100 kHz
4.0
–
µs
fSCL > 100 kHz
0.6
–
µs
t
SU;STA
Set-up time for a repeated START condition
f
SCL ≤100 kHz
4.7
–
µs
fSCL > 100 kHz
0.6
–
µs
tHD;DAT
Data hold time
f
SCL ≤100 kHz
0
3.45
µs
f
SCL > 100 kHz
0
0.9
µs
t
SU;DAT
Data setup time
fSCL ≤100 kHz
250
–
ns
f
SCL > 100 kHz
100
–
ns
t
SU;STO
Setup time for STOP condition
f
SCL ≤100 kHz
4.0
–
µs
fSCL > 100 kHz
0.6
–
µs
tBUF
Bus free time between a STOP and START
condition
f
SCL ≤100 kHz
4.7
–
µs
f
SCL > 100 kHz
1.3
–
µs
Table 27-1.
2-wire Serial Bus Requirements
Symbol
Parameter
Condition
Min
Max
Units
tSU;STA
tLOW
tHIGH
tLOW
tof
tHD;STA
tHD;DAT
tSU;DAT
tSU;STO
tBUF
SCL
SDA
tr



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com