Electronic Components Datasheet Search
  English  ▼

X  

EVAL-ADE7858EBZ Datasheet(PDF) 35 Page - Analog Devices

Part # EVAL-ADE7858EBZ
Description  Poly Phase Multifunction Energy Metering IC with per Phase Active and Reactive Powers
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

EVAL-ADE7858EBZ Datasheet(HTML) 35 Page - Analog Devices

Back Button EVAL-ADE7858EBZ Datasheet HTML 31Page - Analog Devices EVAL-ADE7858EBZ Datasheet HTML 32Page - Analog Devices EVAL-ADE7858EBZ Datasheet HTML 33Page - Analog Devices EVAL-ADE7858EBZ Datasheet HTML 34Page - Analog Devices EVAL-ADE7858EBZ Datasheet HTML 35Page - Analog Devices EVAL-ADE7858EBZ Datasheet HTML 36Page - Analog Devices EVAL-ADE7858EBZ Datasheet HTML 37Page - Analog Devices EVAL-ADE7858EBZ Datasheet HTML 38Page - Analog Devices EVAL-ADE7858EBZ Datasheet HTML 39Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 76 page
background image
Preliminary Technical Data
ADE7858
Rev. PrA | Page 35 of 76
enabled by setting bits 8, 7, 6 in MASK0[31:0] register. If
enabled, the
0
IRQ pin is set low and the status bit is set to 1
whenever a change of sign occurs. To find the phase that
triggered the interrupt, PHSIGN[15:0] register is read
immediately after reading STATUS0[31:0]. Then the status bit is
cleared and
0
IRQ pin is set back high by writing STATUS0
register with the corresponding bit set to 1.
Active Energy Calculation
As previously stated, power is defined as the rate of energy flow.
This relationship can be expressed mathematically as
dt
dEnergy
Power 
(21)
Conversely, Energy is given as the integral of power.
dt
p
t
Energy
(22)
v
A
i
A
HPF
HPF
AVGAIN
Digital
Integrator
AIGAIN
APHCAL
LPF
AWATTOS
ACCUMULATOR
WTHR[47:0]
32 bit register
AWATTHR[31:0]
Digital Signal Processor
REVAPA bit in
STATUS0[31:0]
AWGAIN
HPFDIS[23:0]
HPFDIS[23:0]
Figure 41. ADE7858 Total Active Energy Accumulation
Total active energy accumulation is always a signed operation.
Negative energy is subtracted from the active energy contents.
The ADE7858 achieves the integration of the active power
signal in two stages (see Figure 41). The first stage is done
inside the DSP: every 125μsec (8KHz frequency), the
instantaneous phase total active power is accumulated into an
internal register. When a threshold is reached, a pulse is
generated at processor port and the threshold is subtracted
from the internal register. The sign of the energy in this
moment is considered the sign of the active power (see Sign of
Active Power Calculation section for details). The second stage
is done outside the DSP and consists in accumulating the pulses
generated by the processor into internal 32-bit accumulation
registers. The content of these registers is transferred to watt-
hr registers xWATTHR[31:0], x=A,B,C when these registers are
accessed.
DSP
generated
pulses
WTHR[47:0]
active power
accumulation in
DSP
1 DSP pulse = 1LSB of WATTHR[47:0]
Figure 42. Active Power Accumulation inside DSP
Figure 42 explains this process. The WTHR[47:0] 48-bit signed
register contains the threshold. It is introduced by the user and
is common for all phase total active powers. Its value depends
on how much energy is assigned to 1LSB of watt-hour registers.
Let’s suppose a derivative of wh [10n wh], n an integer, is desired
as 1LSB of WATTHR. Then WTHR is computed using the
following expression:
FS
FS
n
s
I
U
10
3600
f
PMAX
WTHR
(23)
where:
PMAX=33,516,139=0x1FF6A6B is the instantaneous power
computed when the ADC inputs are at full scale.
fs=8KHz is the frequency with which the DSP computes the
instantaneous power.
UFS, IFS are the rms values of phase voltages and currents when
the ADC inputs are at full scale.
The maximum value that may be written on WTHR[47:0] is
247-1. The minimum value is 0x0, but it is recommended to
write a number equal or greater than PMAX. Negative numbers
should never be used.
The WTHR[47:0] is a 48-bit register. As previously stated, the
serial ports of the ADE7858 work on 32, 16 or 8-bit words. As
presented in Figure 43, WTHR register is accessed as two 32-bit
registers (WTHR1[31:0] and WTHR0[31:0]), each having 8
most significant bits padded with 0s.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com