AM1707 datasheet(113/198 Pages) TI

113 / 198 page

AM1707

www.ti.com

SPRS637A – FEBRUARY 2010 – REVISED APRIL 2010

Table 6-56. Additional(1) SPI0 Master Timings, 4-Pin Enable Option(2) (3)

No.

PARAMETER

MIN

MAX

UNIT

Polarity = 0, Phase = 0,

3P + 3

to SPI0_CLK rising

Polarity = 0, Phase = 1,

0.5tc(SPC)M + 3P + 3

Delay from slave assertion of

to SPI0_CLK rising

td(ENA_SPC)M

SPI0_ENA active to first SPI0_CLK

Polarity = 1, Phase = 0,

from master.(4)

3P + 3

to SPI0_CLK falling

Polarity = 1, Phase = 1,

0.5tc(SPC)M + 3P + 3

to SPI0_CLK falling

Polarity = 0, Phase = 0,

0.5tc(SPC)M + P + 5

from SPI0_CLK falling

Polarity = 0, Phase = 1,

Max delay for slave to deassert

P + 5

from SPI0_CLK falling

SPI0_ENA after final SPI0_CLK edge

td(SPC_ENA)M

to ensure master does not begin the

Polarity = 1, Phase = 0,

0.5tc(SPC)M + P + 5

next transfer.(5)

from SPI0_CLK rising

Polarity = 1, Phase = 1,

P + 5

from SPI0_CLK rising

(1)

These parameters are in addition to the general timings for SPI master modes ( Table 6-54 ).

(2)

P = SYSCLK2 period

(3)

Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four master clocking modes.

(4)

In the case where the master SPI is ready with new data before SPI0_ENA assertion.

(5)

In the case where the master SPI is ready with new data before SPI0_EN A deassertion.

Table 6-57. Additional(1) SPI0 Master Timings, 4-Pin Chip Select Option(2) (3)

No.

PARAMETER

MIN

MAX

UNIT

Polarity = 0, Phase = 0,

2P - 5

to SPI0_CLK rising

Polarity = 0, Phase = 1,

0.5tc(SPC)M + 2P - 5

to SPI0_CLK rising

Delay from SPI0_SCS active to first

td(SCS_SPC)M

SPI0_CLK(4) (5)

Polarity = 1, Phase = 0,

2P - 5

to SPI0_CLK falling

Polarity = 1, Phase = 1,

0.5tc(SPC)M + 2P - 5

to SPI0_CLK falling

Polarity = 0, Phase = 0,

0.5tc(SPC)M + P - 3

from SPI0_CLK falling

Polarity = 0, Phase = 1,

P - 3

from SPI0_CLK falling

Delay from final SPI0_CLK edge to

td(SPC_SCS)M

master deasserting SPI0_SCS (6) (7)

Polarity = 1, Phase = 0,

0.5tc(SPC)M + P - 3

from SPI0_CLK rising

Polarity = 1, Phase = 1,

P - 3

from SPI0_CLK rising

(1)

These parameters are in addition to the general timings for SPI master modes ( Table 6-54 ).

(2)

P = SYSCLK2 period

(3)

Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four master clocking modes.

(4)

In the case where the master SPI is ready with new data before SPI0_SCS assertion.

(5)

This delay can be increased under software control by the register bit field SPIDELAY.C2TDELAY[4:0].

(6)

Except for modes when SPIDAT1.CSHOLD is enabled and there is additional data to transmit. In this case, SPI0_SCS will remain

asserted.

(7)

This delay can be increased under software control by the register bit field SPIDELAY.T2CDELAY[4:0].

Peripheral Information and Electrical Specifications

113

Submit Documentation Feedback

Product Folder Link(s): AM1707

AM1707 Datasheet(PDF) 113 Page - Texas Instruments

AM1707 Datasheet(HTML) 113 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL