Electronic Components Datasheet Search
  English  ▼

X  

TMS320DM365 Datasheet(PDF) 59 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM365
Description  Digital Media System-on-Chip (DMSoC)
PDF  211 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM365 Datasheet(HTML) 59 Page - Texas Instruments

Back Button TMS320DM365 Datasheet HTML 55Page - Texas Instruments TMS320DM365 Datasheet HTML 56Page - Texas Instruments TMS320DM365 Datasheet HTML 57Page - Texas Instruments TMS320DM365 Datasheet HTML 58Page - Texas Instruments TMS320DM365 Datasheet HTML 59Page - Texas Instruments TMS320DM365 Datasheet HTML 60Page - Texas Instruments TMS320DM365 Datasheet HTML 61Page - Texas Instruments TMS320DM365 Datasheet HTML 62Page - Texas Instruments TMS320DM365 Datasheet HTML 63Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 211 page
background image
Pre-DIV
(Programmable)
PLL
1
0
PLLEN
PLLM
(Programmable)
Post-DIV
(Programmable)
OSCIN
PLLDIV1*
SYSCLK1 (USBReferenceClock)
PLLDIV2*
SYSCLK2(ARM926EJ-S,HDVICP
BlockClock)
PLLDIV3*
SYSCLK3(MJCP andHDVICP
CoprocessorsBusInterfaceClock)
PLLDIV4*
SYSCLK4(ConfigBus,PeripheralSystem
Interfaces,EDMA)
PLLDIV5*
SYSCLK5(VPSS)
PLLDIV6*
SYSCLK6(VENCClock)
PLLDIV7*
SYSCLK7(DDR2xClock)
PLLDIV8*
SYSCLK8(MMC/SD0Clock)
PLLDIV9*
SYSCLK9(CLKOUT2)
OSCDIV1*
BPDIV*
OBSCLK(CLKOUT0)
SYSCLKBP (
* – Programmable
USBReferenceClock)
TMS320DM365
www.ti.com
SPRS457C – MARCH 2009 – REVISED APRIL 2010
Figure 3-3. PLLC1 Configuration
3.3.4
PLLC2
PLLC2 provides the USB reference clock , ARM926EJ-S, DDR 2x clock, Voice Codec clock and VENC
27MHz, 74.25MHz clock. The PLLC2 functionality can be programmed via the PLLC2 registers. The
following list, Table 3-3, and Figure 3-4 describe the customization of PLLC2.
The PLLC2 customization includes the following features:
•
PLLC2 provides DDR PHY, USB reference clock , ARM926EJ-S clock, VENC 27MHz, 74.25Hz clock
and Voice codec clock
•
Software configurable
•
Accepts clock input or internal oscillator input (the same input as PLLC1)
•
PLL pre-divider value is programmable
•
PLL multiplier value is programmable
•
PLL post-divider value is programmable
•
Only SYSCLK [5:1] are used
Table 3-3. PLLC2 Output Clocks
PLLC2SYSCLKy
Used by
PLLDIV Divider
PLLC2SYSCLK1
USB reference clock(1)
Programmable
PLLC2SYSCLK2
ARM926EJ-S, HDVICP block clock (1)
Programmable
PLLC2SYSCLK3
DDR 2x clock (1)
Programmable
PLLC2SYSCLK4
Voice Codec clock
Programmable
PLLC2SYSCLK5
VENC clock (1)
Programmable
PLLC2OBSCLK
CLKOUT1
Programmable
(1)
These clock outputs are multiplexed with other clocks.
Copyright © 2009–2010, Texas Instruments Incorporated
Device Configurations
59
Submit Documentation Feedback
Product Folder Link(s): TMS320DM365



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com