| Electronic Components Datasheet Search |
|
AM1808AZCED3 Datasheet(PDF) 110 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM1808AZCED3 Datasheet(HTML) 110 Page - Texas Instruments |
|
110 / 264 page ![]() DDR2/mDDR Memory Controller DDR_D[0:7] DDR_DQM[0] DDR_DQS[0] ODT DQ0 - DQ7 BA0-BA2 CK CK DM DQS DQS CS CAS RAS DDR_BA[0:2] CKE BA0-BA2 DDR_A[0:13] DDR_CLKP A0-A13 DDR_CLKN DDR_CS CK CS DDR_CAS DDR_RAS CAS RAS DDR_WE WE DDR_D[8:15] DQS DQ0 - DQ7 DDR_DQGATE0 DDR_DQGATE1 T T T T T T T T T T T T T T DDR_ZP VREF (3) DDR_VREF 1 K 1% DDR_DVDD18 VREF 1 K 1% 0.1 F 0.1 F 0.1 F (2) 0.1 F (2) 0.1 F (2) T Terminator, if desired. See terminator comments. ODT A0-A13 WE VREF CK DDR_CKE CKE T DDR_DQM1 DM T DDR_DQS1 DQS T NC NC (1) AM1808 SPRS653A – FEBRUARY 2010 – REVISED APRIL 2010 www.ti.com (1) See Figure 6-23 for DQGATE routing specifications. (2) For DDR2, one of these capacitors can be eliminated if the divider and its capacitors are placed near a device VREF pin. For mDDR, these capacitors can be eliminated completely. (3) VREF applies in the case of DDR2 memories. For mDDR, the DDR_VREF pin still needs to be connected to the divider circuit. Figure 6-17. DDR2/mDDR Dual-Memory High Level Schematic 110 Peripheral Information and Electrical Specifications Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): AM1808 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |